欢迎访问ic37.com |
会员登录 免费注册
发布采购

10AS066K4F40E3SG 参数 Datasheet PDF下载

10AS066K4F40E3SG图片预览
型号: 10AS066K4F40E3SG
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 660000-Cell, CMOS, PBGA1517, 40 X 40 MM, ROHS COMPLIANT, FBGA-1517]
分类和应用: 可编程逻辑
文件页数/大小: 110 页 / 1391 K
品牌: INTEL [ INTEL ]
 浏览型号10AS066K4F40E3SG的Datasheet PDF文件第18页浏览型号10AS066K4F40E3SG的Datasheet PDF文件第19页浏览型号10AS066K4F40E3SG的Datasheet PDF文件第20页浏览型号10AS066K4F40E3SG的Datasheet PDF文件第21页浏览型号10AS066K4F40E3SG的Datasheet PDF文件第23页浏览型号10AS066K4F40E3SG的Datasheet PDF文件第24页浏览型号10AS066K4F40E3SG的Datasheet PDF文件第25页浏览型号10AS066K4F40E3SG的Datasheet PDF文件第26页  
A10-DATASHEET  
2015.12.31  
22  
Switching Characteristics  
(26)  
(26)  
VCCIO (V)  
VID (mV) (25)  
VICM(DC) (V)  
Condition  
VOD (V)  
Typ  
VOCM (V)  
Typ  
I/O Standard  
Min  
Typ  
Max  
Min  
Condition Max  
Min  
Max  
Min  
0.247  
0.1  
Max  
Min  
Max  
0
DMAX  
1.85  
≤700 Mbps  
VCM  
=
(27)  
LVDS  
1.71  
1.8  
1.89  
100  
0.6  
1.125 1.25  
1.375  
1.25 V  
1
DMAX  
>
1.6  
1.4  
700 Mbps  
RSDS (HIO) 1.71  
1.8  
1.8  
1.89  
1.89  
100  
200  
VCM  
=
0.3  
0.4  
0.6  
1
0.2  
0.6  
0.5  
1
1.2  
1.2  
1.4  
1.4  
(28)  
1.25 V  
Mini-LVDS  
(HIO) (29)  
1.71  
600  
1.325 0.25  
1.7  
600  
DMAX  
≤700 Mbps  
LVPECL (30)  
1.71  
1.8  
1.89  
300  
DMAX  
>
1.6  
700 Mbps  
Related Information  
Transceiver Specifications for Arria 10 GX, SX, and GT Devices on page 29  
Provides the specifications for transmitter, receiver, and reference clock I/O pin.  
Switching Characteristics  
This section provides the performance characteristics of Arria 10 core and periphery blocks for extended grade devices.  
(25)  
(26)  
(27)  
The minimum VID value is applicable over the entire common mode range, VCM  
RL range: 90 ≤ RL ≤ 110 Ω.  
.
For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rates above 700 Mbps and 0 V to  
1.85 V for data rates below 700 Mbps.  
(28)  
(29)  
(30)  
For optimized RSDS receiver performance, the receiver voltage input range must be within 0.3 V to 1.4 V.  
For optimized Mini-LVDS receiver performance, the receiver voltage input range must be within 0.4 V to 1.325 V.  
For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rates above 700 Mbps and  
0.45 V to 1.95 V for data rates below 700 Mbps.  
Arria 10 Device Datasheet  
Send Feedback  
Altera Corporation