IA8044/IA8344
Data Sheet
SDLC Communications Controller
March 30, 2010
7.
Instruction Set
The IA8044 and IA8344 architecture and instruction set are identical to the Intel 8051’s.
Tables 53 through 57 present the instruction set of the IA8044/IA8344 microcontroller core.
Table 53. Arithmetic Operations
Mnemonic
ADD A,Rn
ADD A, direct
ADD A,@Ri
ADD A,#data
ADDC A,Rn
Description
Add register to accumulator
Add direct byte to accumulator
Add indirect RAM to accumulator
Add immediate data to accumulator
Add register to accumulator with carry flag
Byte Cycle
1
2
1
2
1
2
1
2
1
2
1
2
1
1
2
1
1
1
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
4
4
1
ADDC A,direct Add direct byte to A with carry flag
ADDC A,@Ri Add indirect RAM to A with carry flag
ADDC A,#data Add immediate data to A with carry flag
SUBB A,Rn Subtract register from A with borrow
SUBB A,direct Subtract direct byte from A with borrow
SUBB A,@Ri Subtract indirect RAM from A with borrow
SUBB A,#data Subtract immediate data from A with borrow
INC A
INC Rn
Increment accumulator
Increment register
Increment direct byte
Increment indirect RAM
Decrement accumulator
Decrement register
Decrement direct byte
Decrement indirect RAM
Increment data pointer
Multiply A and B
INC direct
INC @ Ri
DEC A
DEC Rn
DEC direct
DEC @Ri
INC DPTR
MUL A,B
DIV A,B
DA A
Divide A by B
Decimal adjust accumulator
®
IA211010112-04
UNCONTROLLED WHEN PRINTED OR COPIED
http://www.Innovasic.com
Customer Support:
Page 57 of 65
1-888-824-4184