欢迎访问ic37.com |
会员登录 免费注册
发布采购

SB80C186EB13 参数 Datasheet PDF下载

SB80C186EB13图片预览
型号: SB80C186EB13
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 85 页 / 1257 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号SB80C186EB13的Datasheet PDF文件第27页浏览型号SB80C186EB13的Datasheet PDF文件第28页浏览型号SB80C186EB13的Datasheet PDF文件第29页浏览型号SB80C186EB13的Datasheet PDF文件第30页浏览型号SB80C186EB13的Datasheet PDF文件第32页浏览型号SB80C186EB13的Datasheet PDF文件第33页浏览型号SB80C186EB13的Datasheet PDF文件第34页浏览型号SB80C186EB13的Datasheet PDF文件第35页  
IA186EB/IA188EB  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
July 10, 2011  
Table 7. IA186EB Pin/Signal Descriptions (Continued)  
Pin  
Signal  
pdtmr  
Description  
Name  
pdtmr  
PLCC  
36  
LQFP  
24  
PQFP  
67  
power-down timer. Input/Output (push-pull).  
Note: The IA186EB enters Powerdown Mode  
when the PWRDN bit in the Power Control  
Register is set to 1 and a HALT instruction is  
executed. Exit from the Powerdown Mode  
occurs upon receipt of a non-maskable interrupt  
(i.e., assertion of the nmi input) or a reset (i.e.,  
assertion of the resin_n input).  
The pdtmr pin, which is normally connected to  
an external capacitor, determines the amount of  
time that the IA186EB waits before resuming  
normal operation after an exit from the  
Powerdown when a non-maskable interrupt is  
receivedessentially a delay between the  
assertion of the nmi input and the enabling of  
the IA186EB internal clocks. The delay  
required depends on the start-up characteristics  
of the crystal oscillator.  
The pdtmr pin does not apply when the  
Powerdown Mode is exited by the receipt of a  
reset (i.e., the assertion resin_n).  
pereq  
pereq  
39  
NA  
NA  
numerics coprocessor external request. Input.  
Active High. When asserted (high), this signal  
indicates that a data transfer between an Intel  
80C187 Numerics Coprocessor.and memory is  
pending. This applies to the PLCC only.  
rd_n  
rd_n  
4
73  
6
36  
49  
read. Output. Active Low. When asserted  
(low), rd_n indicates that the accessed memory  
or I/O device must drive data from the location  
being accessed onto the data bus.  
ready. Input. Active High. When asserted  
(high) the ready line indicates a bus-cycle  
completion. This signal must be active to  
terminate any bus cycle unless the IA186EB  
Chip-Select Unit is configured to ignore ready.  
ready  
ready  
18  
resin_n  
resin_n  
37  
25  
68  
reset input. Input. Active Low. When resin_n  
is asserted (low), the IA186EB immediately  
terminates any bus cycle in progress and  
assumes an initialized state. All pins are driven  
to a known state, and resout (see next table  
entry) is asserted.  
IA211080314-13  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.Innovasic.com  
Customer Support:  
Page 31 of 85  
1-888-824-4184  
 复制成功!