欢迎访问ic37.com |
会员登录 免费注册
发布采购

IA88C00 参数 Datasheet PDF下载

IA88C00图片预览
型号: IA88C00
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器 [Microcontroller]
分类和应用: 微控制器
文件页数/大小: 80 页 / 674 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号IA88C00的Datasheet PDF文件第58页浏览型号IA88C00的Datasheet PDF文件第59页浏览型号IA88C00的Datasheet PDF文件第60页浏览型号IA88C00的Datasheet PDF文件第61页浏览型号IA88C00的Datasheet PDF文件第63页浏览型号IA88C00的Datasheet PDF文件第64页浏览型号IA88C00的Datasheet PDF文件第65页浏览型号IA88C00的Datasheet PDF文件第66页  
IA88C00  
Data Sheet  
Microcontroller  
As of Production Version -01  
Port 2 and 3  
Ports 2 and 3 provide external control inputs and outputs for the UART, handshake channels and  
counter/timers. The pin assignments appear in Figure 60. Bits not used for control I/O can be configured  
as general purpose I/O lines and/or external interrupt inputs.  
Those bits configured for general I/O can be configured individually for input for output. Those  
configured for output can be individually configured for (1) input or output and (2) open drain or push  
pull output.  
Figure 60. Pin Assignments for Port 2 and 3  
Port 2  
Port 3  
Bit Function  
Bit Function  
0 UART receive clock  
1 UART transmit  
2 Reserved  
0 UART receive clock  
1 UART transmit  
2 Reserved  
3 Reserved  
3 Reserved  
4 Handshake 0 input  
5 Handshake 0 output  
6 Counter 0 input  
7 Counter 0 I/O  
4 Handshake 1 input/WAIT  
5 Handshake 1 output/DM  
6 Counter 1 input  
7 Counter 1 I/O  
Port 4  
Port 4 can be assigned as general I/O or as the lower address byte in de-mux mode. As general I/O, each  
bit can be configured individually as input or output, with either push-pull or open-drain outputs. I/O  
directions is controlled by mode control reg R246. Push-pull or open_drain selection is controlled by  
mode control reg R247. All Port 4 inputs are Schmitt-triggered. Port 4 can be placed under handshake  
control handshake channel 0. Port 4 register address is R212.  
UART  
The UART is a full-duplex asynchronous channel. It transmits and receives independently at 5 to 8 bits  
per character and contains options for even- or odd-bit parity and a wake-up feature.  
Data can be read into or out of the UART via R239, Bank 0. This single address is able to serve a full-  
duplex channel because it contains two complete 8-bit registers, one for the transmitter and the other for  
the receiver. The programming model for the UART is outlined in R235 (UART Transmit Control),  
R236 (UART Receive Control), R237 (UART Interrupt Enable), R238 (Transmit Interrupt Register)  
R248/249 bank 1 (UART Baud Rate Generator), R250/251 bank 1 (UART Mode A/B Registers).  
Copyright 2005  
Innovasic.com  
Innovasic Semiconductor  
ENG21 1 030617-04  
Page 62 of 80  
www.Innovasic  
1.888.824.4184  
 复制成功!