欢迎访问ic37.com |
会员登录 免费注册
发布采购

IA88C00 参数 Datasheet PDF下载

IA88C00图片预览
型号: IA88C00
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器 [Microcontroller]
分类和应用: 微控制器
文件页数/大小: 80 页 / 674 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号IA88C00的Datasheet PDF文件第20页浏览型号IA88C00的Datasheet PDF文件第21页浏览型号IA88C00的Datasheet PDF文件第22页浏览型号IA88C00的Datasheet PDF文件第23页浏览型号IA88C00的Datasheet PDF文件第25页浏览型号IA88C00的Datasheet PDF文件第26页浏览型号IA88C00的Datasheet PDF文件第27页浏览型号IA88C00的Datasheet PDF文件第28页  
IA88C00  
Data Sheet  
Microcontroller  
As of Production Version -01  
Figure 15. Instruction Pointer High (IPH), R218  
Bit  
7
IP15  
?
6
IP14  
?
5
IP13  
?
4
IP12  
?
3
IP11  
?
2
IP10  
?
1
IP9  
?
0
IPO8  
?
Initial Value  
Read/Write  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
A special register called the Instruction Pointer (IP) provides hardware support for threaded-code  
languages. It consists of register-pair R218-R219 and contains memory addresses. The MSB is R218.  
Threaded-code languages deal with an imaginary higher-level machine within the existing hardware  
machine. The IP acts like the PC for that machine. The command NEXT passes control to or from the  
hardware machine to the imaginary machine. And the commands ENTER and EXIT are imaginary  
machine equivalents of real machine CALLS and RETURNS.  
If the commands NEXT, ENTER and EXIT are not used, the IP can be used by the fast interrupt  
processing, as described in the interrupts section.  
Figure 16. Instruction Pointer Low (IPL), R219  
Bit  
7
IP7  
6
IP6  
5
IP5  
4
IP4  
3
IP3  
2
IP2  
1
IP1  
0
IP0  
Initial Value  
Read/Write  
?
R/W  
?
R/W  
?
R/W  
?
R/W  
?
R/W  
?
R/W  
?
R/W  
?
R/W  
A special register called the Instruction Pointer (IP) provides hardware support for threaded-code  
languages. This register consists of register pair R218-R219 and contains memory addresses. The MSB is  
R218. Threaded-code languages deal with an imaginary higher-level machine within the existing  
hardware machine. The IP acts like the PC for that machine. The command NEXT passes control to or  
from the hardware machine to the imaginary machine. And the commands ENTER and EXIT are  
imaginary machine equivalents of real machine CALLS and RETURNS.  
The IP can be used by the fast interrupt processing, as described in the interrupts section, if the commands  
NEXT, ENTER and EXIT are not used.  
Figure 17. Interrupt Mask (IRM), R221  
Bit  
7
Level 7  
?
6
Level 7  
?
5
Level 7  
?
4
Level 7  
?
3
Level 7  
?
2
Level 7  
?
1
Level 7  
?
0
Level 7  
?
Initial Value  
Read/Write  
R
R
R
R
R
R
R
R
Copyright 2005  
ENG 21 0 050519-00  
www.Innovasic  
1.888.824.4184  
Innovasic.com  
Innovasic Semiconductor  
Page 24 of 80  
 复制成功!