欢迎访问ic37.com |
会员登录 免费注册
发布采购

EG80C188EB25 参数 Datasheet PDF下载

EG80C188EB25图片预览
型号: EG80C188EB25
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 85 页 / 1257 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号EG80C188EB25的Datasheet PDF文件第55页浏览型号EG80C188EB25的Datasheet PDF文件第56页浏览型号EG80C188EB25的Datasheet PDF文件第57页浏览型号EG80C188EB25的Datasheet PDF文件第58页浏览型号EG80C188EB25的Datasheet PDF文件第60页浏览型号EG80C188EB25的Datasheet PDF文件第61页浏览型号EG80C188EB25的Datasheet PDF文件第62页浏览型号EG80C188EB25的Datasheet PDF文件第63页  
IA186EB/IA188EB  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
July 10, 2011  
6.  
Reset Operation  
The IA186EB/IA188EB will perform a reset operation any time the resin_n pin is active.  
Figure 18 shows the reset sequence when power is applied to the IA186EB/IA188EB. An  
external clock connected to clkin must not exceed the VCC threshold being applied to the  
processor. This is normally not a problem if the clock driver is supplied with the same VCC that  
supplies the processor. When attaching a crystal to the device, resin_n must remain active until  
both VCC and clkout are stable (the length of time is application-specific and depends on the  
startup characteristics of the crystal circuit). The resin_n pin is designed to operate correctly  
using an RC reset circuit, but the designer must ensure that the ramp time for VCC is not so long  
that resin_n is never really sampled at a logic low level when VCC reaches minimum operating  
conditions.  
Note: Failure to assert resin_n while the device is powering up will result in unpredictable  
operation.  
Figure 19, Warm Reset Timing, shows the timing sequence when resin_n is applied after Vcc is  
stable and the device has been operating. Any bus operation that is in progress at the time  
resin_n is asserted will terminate immediately.  
While resin_n is active, bus signals lock_n, a19/once_n, and a18a16 are configured as inputs  
and weakly held high by internal pull-up transistors. Only a19/ once_n can be overdriven to a  
low-to-enable ONCE Mode.  
7.  
Bus Timing  
Figures 18 through 26 on the following pages present the various bus cycles that are generated  
by the processor. The figures show the relationship of the various bus signals to clkout.  
Together with the information present in AC Characteristics, the figures allow the user to  
determine all the critical timing analysis needed for a given application.  
IA211080314-13  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.Innovasic.com  
Customer Support:  
Page 59 of 85  
1-888-824-4184