IA186EB/IA188EB
Data Sheet
8-Bit/16-Bit Microcontrollers
July 10, 2011
Table 8. IA188EB Pin/Signal Descriptions (Continued)
Pin
Signal
test_n
Name
test_n
PLCC
14
LQFP
3
PQFP
46
Description
test. Input. Active Low. When the test_n input
is high (i.e., not asserted), it causes the
IA188EB to suspend operation during the
execution of the WAIT instruction. Operation
resumes when the pin is sampled low
(asserted).
txd0
txd1
txd0
p2.1/txd1
ucs_n
52
58
30
39
45
18
2
8
Transmit (tx) data, Serial Port 0. Output. This
pin is the serial data output for Serial Port 0.
During synchronous serial communications,
txd0 becomes the transmit clock (rxd0
functions as an output for data transmission).
Transmit (tx) data, Serial Port 1. Output. This
pin is the serial data output for Serial Port 1.
During synchronous serial communications,
txd1 becomes the transmit clock (rxd1
functions as an output for data transmission).
ucs_n
61
upper chip select. Output. Active Low. This
pin provides a chip select signal that will be
asserted (low) whenever the address of a
memory bus cycle is within the address space
programmed for that output.
vcc
vss
vcc
vss
1, 23, 11, 29, 13, 34, Power (vcc). This pin provides power for the
42, 64 50, 71 54, 72 IA188EB device. It must be connected to a +5V
DC power source.
2, 22, 10, 30, 12, 14, Ground (vss). This pin provides the digital
43, 63, 49, 51, 33, 35, ground (0V) for the IA188EB. It must be
65, 84 70, 72 53, 73 connected to a vss board plane.
wr_n
wr_n
5
74
37
write. Output. Active Low. When asserted
(low), wr_n indicates that data available on the
data bus are to be latched into the accessed
memory or I/O device.
IA211080314-13
UNCONTROLLED WHEN PRINTED OR COPIED
http://www.Innovasic.com
Customer Support:
Page 41 of 85
1-888-824-4184
INNOVASIC [ INNOVASIC, INC ]
