欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM188EM-20VIW 参数 Datasheet PDF下载

AM188EM-20VIW图片预览
型号: AM188EM-20VIW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 146 页 / 1574 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号AM188EM-20VIW的Datasheet PDF文件第91页浏览型号AM188EM-20VIW的Datasheet PDF文件第92页浏览型号AM188EM-20VIW的Datasheet PDF文件第93页浏览型号AM188EM-20VIW的Datasheet PDF文件第94页浏览型号AM188EM-20VIW的Datasheet PDF文件第96页浏览型号AM188EM-20VIW的Datasheet PDF文件第97页浏览型号AM188EM-20VIW的Datasheet PDF文件第98页浏览型号AM188EM-20VIW的Datasheet PDF文件第99页  
IA186EM/IA188EM  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
February 25, 2011  
Table 72. Poll Register  
15  
14 13 12 11 10  
9
8
7
6
5
4
3
2
1
0
IREQ  
Reserved  
S4S0  
Bit [15]IREQ Interrupt Request This bit is set to 1 when an interrupt is pending.  
During this state, the S4S0 bits contain valid data.  
Bits [145]Reserved.  
Bits [40]S4S0 Poll Status These bits show the interrupt type of the highest  
priority pending interrupt.  
5.1.51 EOI (022h) End-Of-Interrupt Register (Master Mode)  
The In Service flags of the In-Service register are reset when a write is made to the EOI register.  
The interrupt service routine (ISR) should write to the EOI to reset the IS bit, in the In-Service  
register, for the interrupt before executing an IRET instruction that ends an interrupt service  
routine. Because it is most secure, the specific EOI reset is the preferred method for resetting the  
IS bits. The EOI register is write-only (see Table 73).  
Table 73. End-of-Interrupt Register  
15  
14 13 12 11 10  
9
8
7
6
5
4
3
2
1
0
NSPEC  
Reserved  
S4S0  
Bit [15]NSPEQ Non-Specific EOI When set to 1, this bit is a non-specific EOI.  
When 0, it indicates the specific EOI.  
Bits [145]Reserved.  
Bits [40]S4S0 Source Interrupt Type These bits show the interrupt type of the  
highest priority pending interrupt.  
5.1.52 EOI (022h) Specific End-Of-Interrupt Register (Slave Mode)  
Specific End-Of-Interrupt Register. An In-Service flag of a specific priority in the In-Service  
register, it is reset when a write is made to the EOI register. A three-bit user-supplied priority-  
level value that points to the in-service bit that is to be reset. Writing this value to this register  
resets the specific bit. The EOI register is write-only and undefined at reset (see Table 74).  
Table 74. Specific End-of-Interrupt Register  
15 14 13 12 11 10  
9
8
7
6
5
4
3
2
1
0
Reserved  
L2L0  
®
IA211050831-19  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.Innovasic.com  
Customer Support:  
Page 95 of 146  
1-888-824-4184  
 复制成功!