IA186EM/IA188EM
Data Sheet
8-Bit/16-Bit Microcontrollers
February 25, 2011
Table 94. Instruction Set Summary (Continued)
Instruction
Opcode - Hex
Clock Cycles
Flags Affected
Bytes
3–6
–
Mnemonic
XCHG
Description
Exchange word reg with AX
Exchange AX with word reg
Byte 1
90
+rw
Byte 2
–
–
IA186EM
IA188EM
O
–
D
–
I
–
T
–
S
–
Z
–
A
–
P
–
C
–
3
3
3
3
–
Exchange byte reg with r/byte
Exchange r/m8 with byte reg
Exchange word reg with r/m16
Exchange r/m16 with word reg
86 /r
87 /r
–
–
–
–
–
–
–
–
–
–
4/17
4/17
4/17
4/17
11
4/17
4/17
4/21
4/21
15
XLAT
XLATB
XOR
Set AL to memory byte segment
:[BX+unsigned AL]
Set AL to memory byte DS
:[BX+unsigned AL]
D7
D7
–
–
–
–
–
–
–
–
–
–
–
–
–
–
11
15
XOR imm8 with AL
34
35
80
81
ib
iw
–
–
–
–
3
3
0
R
R
U
R
0
XOR imm16 with AX
XOR imm8 with r/m8
XOR imm16 with r/m16
4
4
/6 ib
4/16
4/16
4/16
4/20
/6
iw
XOR sign-extended imm8 with
r/m16
83
/6 ib
–
4/16
4/20
XOR byte reg with r/m8
XOR word reg with r/m16
XOR r/m8 with byte reg
XOR r/m16 with word reg
30
31
32
33
/r
/r
/r
/r
–
–
–
–
3/10
3/10
3/10
3/10
3/10
3/14
3/10
3/14
7.1
Key to Abbreviations Used in Instruction Set Summary Table
Abbreviations used in the Instruction Set Summary Table are explained below.
7.1.1 Operand Address Byte
The operand address byte is configured as shown below.
7
6
5
4
3
2
1
0
mod field aux field r/m field
7.1.2 Modifier Field
The modifier field is defined below.
mod Description
11
00
01
10
r/m is treated as a register field
DISP = 0, disp-low and disp-high are absent, address displacement is 0
DISP = disp-low sign-extended to 16-bits, disp-high is absent
DISP = disp-high:disp-low
®
IA211050831-19
UNCONTROLLED WHEN PRINTED OR COPIED
http://www.Innovasic.com
Customer Support:
Page 136 of 146
1-888-824-4184
INNOVASIC [ INNOVASIC, INC ]
