欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

SAK-TC399XP-256F300S BC图片预览
型号: SAK-TC399XP-256F300S BC
PDF下载: 下载PDF文件 查看货源
内容描述: [Infineon releases its second generation AURIX microcontroller in embedded flash 40 nm technology. It comes back with an increase in performance, memory sizes, connectivity and more scalability to address the new automotive trends and challenges. This family has more than 20 products to provide the most scalable portfolio of safety microcontrol­ler. In terms of performance, the highest end product TC39x offers 6 cores running at 300 MHz and up to 6.9 MBytes embedded RAM, and consuming below 2 W. ]
分类和应用:
文件页数/大小: 548 页 / 21256 K
品牌: INFINEON [ Infineon ]
 浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第294页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第295页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第296页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第297页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第299页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第300页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第301页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第302页  
TC39x BC/BD-Step  
Pin Definition and Functions: LFBGA-292 ADAS Package Variant Pin  
Table 2-46 Port 10 Functions  
Ball  
Symbol  
Ctrl. Buffer  
Function  
Type  
E4  
P10.0  
I
SLOW /  
PU1 /  
VEXT /  
ES  
General-purpose input  
Mux input channel 0 of TIM module 4  
Mux input channel 4 of TIM module 1  
Mux input channel 4 of TIM module 0  
Count direction control input of core timer T6  
Receive input  
GTM_TIM4_IN0_12  
GTM_TIM1_IN4_2  
GTM_TIM0_IN4_2  
GPT120_T6EUDB  
ASCLIN11_ARXA  
GETH_RXERC  
GTM_DTMA5_2  
P10.0  
Receive Error MII  
CDTM5_DTM4  
O0  
O1  
O2  
O3  
O4  
O5  
O6  
O7  
I
General-purpose output  
GTM muxed output  
GTM_TOUT102  
ASCLIN11_ATX  
QSPI1_SLSO10  
Transmit output  
Master slave select output  
Reserved  
EVADC_FC6BFLOUT  
Boundary flag output, FC channel 6  
Reserved  
Reserved  
F4  
P10.1  
FAST /  
PU1 /  
VEXT /  
ES  
General-purpose input  
Mux input channel 4 of TIM module 4  
Mux input channel 1 of TIM module 1  
Mux input channel 1 of TIM module 0  
Count direction control input of timer T5  
Master SPI data input  
CDTM0_DTM0  
GTM_TIM4_IN4_12  
GTM_TIM1_IN1_3  
GTM_TIM0_IN1_3  
GPT120_T5EUDB  
QSPI1_MRSTA  
GTM_DTMT0_1  
P10.1  
O0  
O1  
O2  
O3  
General-purpose output  
GTM muxed output  
GTM_TOUT103  
QSPI1_MTSR  
QSPI1_MRST  
IOM_MON2_1  
IOM_REF2_1  
MSC0_EN1  
Master SPI data output  
Slave SPI data output  
Monitor input 2  
Reference input 2  
O4  
O5  
O6  
O7  
Chip Select  
EVADC_FC1BFLOUT  
Boundary flag output, FC channel 1  
Reserved  
Reserved  
Data Sheet  
298  
V 1.2, 2021-03  
OPEN MARKET VERSION  
 复制成功!