TC1762
Preliminary
TC1762 Data Sheet
Revision History: V1.0, 2008-04
Previous Version: V0.5 2007-03
Page
7
Subjects (major changes since last revision)
VSSOSC3 is deleted from the TC1762 Logic Symbol.
8, 10
TDATA0 of Pin 17, TCLK0 of Pin 20, TCLK0 of Pin 74 and TDATA0 of Pin
77 are updated in the Pinning Diagram and Pin Definition and Functions
Table.
33
Transmit DMA request in Block Diagram of ASC Interfaces is updated.
Alternate output functions in block diagram of SSC interfaces are updated.
Programmable baud rate of the MLI is updated.
35
41
42
TDATA0 and TCLK0 of the block diagram of MLI interfaces are updated.
The description for WDT double reset detection is updated.
The power sequencing details is updated.
54
91
102
106
MLI timing, maximum operating frequency limit is extended, t31 is added.
Thermal resistance junction leads is updated.
Trademarks
TriCore® is a trademark of Infineon Technologies AG.
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
mcdocu.comments@infineon.com
Data Sheet
V1.0, 2008-04
INFINEON [ Infineon ]
