SAB 80C515/80C535
AC Characteristics (cont’d)
Parameter
Symbol
Limit values
Unit
20 MHz
clock
Variable clock
1/t
= 3.5 MHz to 20 MHz
CLCL
min. max.
min.
max.
External Data Memory Characteristics
RD pulse width
t
t
t
t
t
t
t
t
t
200
200
65
–
–
6 t
6 t
2 t
–
– 100 –
– 100 –
ns
ns
ns
ns
ns
ns
RLRH
WLWH
LLAX2
RLDV
RHDX
RHDZ
LLDV
CLCL
CLCL
CLCL
WR pulse width
–
Address hold after ALE
RD to valid data in
Data hold after RD
Data float after RD
ALE to valid data in
Address to valid data in
ALE to WR or RD
–
– 35
–
155
–
5 t
–
– 95
CLCL
0
0
–
40
250
285
200
–
–
2 t
8 t
9 t
3 t
– 60
CLCL
CLCL
CLCL
CLCL
–
–
– 150 ns
– 165 ns
–
–
AVDV
LLWL
AVWL
WHLH
100
70
20
3 t
4 t
– 50
+ 50
ns
ns
ns
CLCL
Address valid to WR or RD t
– 130 –
CLCL
WR or RD high to ALE
high
t
80
t
– 30
t
+ 30
CLCL
CLCL
Data valid to WR transition
Data setup before WR
Data hold after WR
t
t
t
t
5
–
–
–
0
t
– 45
–
ns
ns
ns
ns
QVWX
QVWH
WHQX
RLAZ
CLCL
200
10
–
7 t
CLCL
– 150 –
t
– 40
–
0
CLCL
Address float after RD
–
Semiconductor Group
49
INFINEON [ Infineon ]
