欢迎访问ic37.com |
会员登录 免费注册
发布采购

PEB2086N 参数 Datasheet PDF下载

PEB2086N图片预览
型号: PEB2086N
PDF下载: 下载PDF文件 查看货源
内容描述: ISDN SubscribernAccess控制器 [ISDN SubscribernAccess Controller]
分类和应用: 数字传输接口电信集成电路电信电路综合业务数字网控制器
文件页数/大小: 320 页 / 1450 K
品牌: INFINEON [ Infineon ]
 浏览型号PEB2086N的Datasheet PDF文件第186页浏览型号PEB2086N的Datasheet PDF文件第187页浏览型号PEB2086N的Datasheet PDF文件第188页浏览型号PEB2086N的Datasheet PDF文件第189页浏览型号PEB2086N的Datasheet PDF文件第191页浏览型号PEB2086N的Datasheet PDF文件第192页浏览型号PEB2086N的Datasheet PDF文件第193页浏览型号PEB2086N的Datasheet PDF文件第194页  
Operational Description  
The HDLC controller will request another data block by an XPR interrupt if there are no more  
than 32 bytes in XFIFO and the frame close command bit (Transmit Message End XME) has  
not been set. To this the microcontroller responds by writing another pool of data and re-  
issuing a transmit command for that pool. When XME is set, all remaining bytes in XFIFO are  
transmitted, the CRC field and the closing flag of the HDLC frame are appended and the  
controller generates a new XPR interrupt.  
The microcontroller does not necessarily have to transfer a frame in blocks of 32 bytes. As a  
matter of fact, the sub-blocks issued by the microcontroller and separated by a transmit  
command, can be between 0 and 32 bytes long.  
If the XFIFO runs out of data and the XME command bit has not been set, the frame will be  
terminated with an abort sequence (seven 1’s) followed by inter-frame time fill, and the  
microcontroller will be advised by a Transmit Data Underrun (XDU) interrupt. An HDLC frame  
may also be aborted by setting the Transmitter Reset (XRES) command bit.  
3.5  
Reset  
After a hardware reset (pin RST), layer 1 will have reached the following state:  
G1 deactivated in LT-S/NT mode  
F3 standby in TE/LT-mode  
according to CCITT I.430.  
F3 standby state means that the internal oscillator, the DCL clock and FSC1/2 are active.  
During the reset pulse pins SDAX/SDS1 and SCA/FSD/SDS2 are "low". The S/T interface  
awake detector is active after reset. The F3 power down state, where the internal oscillator  
itself is disabled, can be reached by setting the CFS bit (ADF1/SQXR register) to logical "1".  
A subset of ISAC-S registers with defined reset values is listed in Table 18.  
Table 18  
State of ISAC®-S Registers after Hardware Reset  
Register (address (hex))  
Value after  
Reset (hex)  
Meaning  
ISTA  
(20)  
00  
no interrupts  
MASK (20)  
00  
all interrupts enabled  
no interrupts  
EXIR  
(24)  
(21)  
00  
STAR  
48 (4A)  
– XFIFO is ready to be written to  
– RFIFO is ready to receive at least 16 octets of  
a new message  
CMDR (21)  
00  
no command  
Semiconductor Group  
190  
 
 复制成功!