IR2112-1PBF 参数 Datasheet PDF下载

IR2112(

-1-2

)(S)PbF

Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage param-

eters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured

under board mounted and still air conditions. Additional information is shown in Figures 28 through 35.

Symbol

V

B

V

S

V

HO

V

CC

V

LO

V

DD

V

SS

V

IN

dV

s

/dt

P

D

R

THJA

T

J

T

S

T

L

Definition

High Side Floating Supply Voltage

High Side Floating Supply Offset Voltage

High Side Floating Output Voltage

Low Side Fixed Supply Voltage

Low Side Output Voltage

Logic Supply Voltage

Logic Supply Offset Voltage

Logic Input Voltage (HIN, LIN & SD)

Allowable Offset Supply Voltage Transient (Figure 2)

Package Power Dissipation @ T

A

≤

+25°C

Thermal Resistance, Junction to Ambient

Junction Temperature

Storage Temperature

Lead Temperature (Soldering, 10 seconds)

(14 Lead DIP)

(16 Lead SOIC)

(14 Lead DIP)

(16 Lead SOIC)

Min.

-0.3

V

B

- 25

V

S

- 0.3

-0.3

-0.3

-0.3

V

CC

- 25

V

SS

- 0.3

—

—

—

—

—

—

-55

—

Max.

625

V

B

+ 0.3

V

B

+ 0.3

25

V

CC

+ 0.3

V

SS

+ 25

V

CC

+ 0.3

V

DD

+ 0.3

50

1.6

1.25

75

100

150

150

300

Units

V

V/ns

W

°C/W

°C

Recommended Operating Conditions

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the

recommended conditions. The VS and VSS offset ratings are tested with all supplies biased at 15V differential. Typical

ratings at other bias conditions are shown in Figures 36 and 37.

Symbol

V

B

V

S

V

HO

V

CC

V

LO

V

DD

V

SS

V

IN

T

A

Definition

High Side Floating Supply Absolute Voltage

High Side Floating Supply Offset Voltage

High Side Floating Output Voltage

Low Side Fixed Supply Voltage

Low Side Output Voltage

Logic Supply Voltage

Logic Supply Offset Voltage

Logic Input Voltage (HIN, LIN & SD)

Ambient Temperature

Min.

V

S

+ 10

Note 1

V

S

10

0

V

SS

+ 3

-5 (Note 2)

V

SS

-40

Max.

V

S

+ 20

600

V

B

20

V

CC

V

SS

+ 20

5

V

DD

125

Units

V

°C

Note 1:

Logic operational for V

S

of -5 to +600V. Logic state held for V

S

of -5V to -V

BS

. (Please refer to the Design Tip

DT97-3 for more details).

Note 2:

When V

DD

< 5V, the minimum V

SS

offset is limited to -V

DD

.

2

www.irf.com