欢迎访问ic37.com |
会员登录 免费注册
发布采购

BTS721L1XUMA1 参数 Datasheet PDF下载

BTS721L1XUMA1图片预览
型号: BTS721L1XUMA1
PDF下载: 下载PDF文件 查看货源
内容描述: [Buffer/Inverter Based Peripheral Driver, 9.8A, MOS, PDSO20, GREEN, PLASTIC, SOP-20]
分类和应用: 驱动光电二极管接口集成电路
文件页数/大小: 18 页 / 1389 K
品牌: INFINEON [ INFINEON TECHNOLOGIES AG ]
 浏览型号BTS721L1XUMA1的Datasheet PDF文件第1页浏览型号BTS721L1XUMA1的Datasheet PDF文件第2页浏览型号BTS721L1XUMA1的Datasheet PDF文件第3页浏览型号BTS721L1XUMA1的Datasheet PDF文件第5页浏览型号BTS721L1XUMA1的Datasheet PDF文件第6页浏览型号BTS721L1XUMA1的Datasheet PDF文件第7页浏览型号BTS721L1XUMA1的Datasheet PDF文件第8页浏览型号BTS721L1XUMA1的Datasheet PDF文件第9页  
Smart High-Side Power Switch
Maximum Ratings
at
T
j
= 25°C unless otherwise specified
Parameter
Supply voltage (overvoltage protection see page 4)
Supply voltage for full short circuit protection
T
j,start
= -40 ...+150°C
Load current (Short-circuit current, see page 5)
Load dump protection
2
)
V
LoadDump
=
U
A
+
V
s
,
U
A
= 13.5 V
R
I
3
)
= 2
Ω,
t
d
= 200 ms; IN = low or high,
each channel loaded with
R
L
= 4.7
Ω,
Operating temperature range
Storage temperature range
Power dissipation (DC)
5
T
a
= 25°C:
T
a
= 85°C:
(all channels active)
Inductive load switch-off energy dissipation, single pulse
V
bb
= 12V,
T
j,start
= 150°C
5)
,
I
L
= 2.9 A, Z
L
= 58 mH, 0
one channel:
I
L
= 4.3 A, Z
L
= 58 mH, 0
two parallel channels:
I
L
= 6.3 A, Z
L
= 58 mH, 0
four parallel channels:
see diagrams on page 9 and page 10
Symbol
Values
43
34
self-limited
60
-40 ...+150
-55 ...+150
3.7
1.9
Unit
V
V
A
V
°C
W
V
bb
V
bb
I
L
V
Load
T
j
T
stg
P
tot
4
)
dump
E
AS
0.3
0.65
1.5
1.0
-10 ... +16
±2.0
±5.0
J
Electrostatic discharge capability (ESD)
(Human Body Model)
Input voltage (DC)
Current through input pin (DC)
Current through status pin (DC)
see internal circuit diagram page 8
V
ESD
V
IN
I
IN
I
ST
kV
V
mA
Thermal resistance
junction - soldering point
5),6)
junction - ambient
5)
each channel:
one channel active:
all channels active:
R
thjs
R
thja
15
41
34
K/W
2
)
3)
4)
5
)
6
)
Supply voltages higher than V
bb(AZ)
require an external current limit for the GND and status pins, e.g. with a
150
resistor in the GND connection and a 15 kΩ resistor in series with the status pin. A resistor for input
protection is integrated.
R
I
= internal resistance of the load dump test pulse generator
V
Load dump
is setup without the DUT connected to the generator per ISO 7637-1 and DIN 40839
Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm
2
(one layer, 70µm thick) copper area for Vbb
connection. PCB is vertical without blown air. See page 15
Soldering point: upper side of solder edge of device pin 15. See page 15
Data Sheet
4
Rev. 1.3, 2010-03-16