欢迎访问ic37.com |
会员登录 免费注册
发布采购

ILC708 参数 Datasheet PDF下载

ILC708图片预览
型号: ILC708
PDF下载: 下载PDF文件 查看货源
内容描述: mP在监控电路 [MP SUPERVISORY CIRCUIT]
分类和应用: 监控
文件页数/大小: 5 页 / 77 K
品牌: IMPALA [ Impala Linear Corporation ]
 浏览型号ILC708的Datasheet PDF文件第1页浏览型号ILC708的Datasheet PDF文件第2页浏览型号ILC708的Datasheet PDF文件第4页浏览型号ILC708的Datasheet PDF文件第5页  
mP Supervisory Circuit
Pin Functions
Pin Number
Pin
Name
MR
ILC705
ILC706
1
ILC707
ILC708
1
Manual reset input. MR forces RESET to assert when pulled below 0.8V.
An internal pull-up current of 250 mA on this input forces it high when
left floating. This input can also be driven from TTL or CMOS logic.
Power supply input, 5V.
Ground pin, 0 V reference.
Power fail input. Internally connected to the power fail comparator, which
is referenced to 1.25V. The power fail output (PFO) remains high if PFI
is above 1.25V. PFI should be connected to GND or V
OUT
if the power
fail comparator is not used.
Power fail output. The power fail comparator is independent of all other
functions on this device.
Watchdog input. The WDI input monitors microprocessor activity, an
internal watchdog timer resets itself with each transition on the watchdog
input. If the WDI pin is held high or low for longer than the watchdog
timeout period, WDO is forced to active low. The watchdog function can
be disabled by floating the WDI pin.
No Connect.
RESET output. RESET is asserted if either V
CC
goes below the reset
threshold or by a low signal on the manual reset input (MR). RESET
remains asserted for one reset timeout period (200ms) after V
CC
exceeds the reset threshold or after the manual reset pin transitions from
low to high. The watchdog timer will not assert RESET unless WDO is
connected to MR.
Watchdog timer output. The watchdog timer resets itself with each
transition on the watchdog input. If the WDI pin is held high or low for
longer than the watchdog timeout period, WDO is forced low. WDO will
also be forced low if V
CC
is below the reset threshold and will remain low
until V
CC
returns to a valid level.
RESET output. RESET is the compliment of RESET and is asserted if
either V
CC
goes below the reset threshold or by a low signal on the
manual reset input (MR). RESET is suitable for microprocessors
systems that use an active high reset.
Description
Vcc
GND
PFI
2
3
4
2
3
4
PFO
WDI
5
6
5
N/A
N/C
RESET
N/A
7
6
7
WDO
8
N/A
RESET
N/A
8
Impala Linear Corporation
ILC705-708 1.0
(408) 574-3939
www.impalalinear.com
Sept 1999
3