欢迎访问ic37.com |
会员登录 免费注册
发布采购

IMP706C/D 参数 Datasheet PDF下载

IMP706C/D图片预览
型号: IMP706C/D
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗μP监控电路 [LOW-POWER レP SUPERVISOR CIRCUITS]
分类和应用: 监控
文件页数/大小: 9 页 / 167 K
品牌: IMP [ IMP, INC ]
 浏览型号IMP706C/D的Datasheet PDF文件第1页浏览型号IMP706C/D的Datasheet PDF文件第2页浏览型号IMP706C/D的Datasheet PDF文件第3页浏览型号IMP706C/D的Datasheet PDF文件第5页浏览型号IMP706C/D的Datasheet PDF文件第6页浏览型号IMP706C/D的Datasheet PDF文件第7页浏览型号IMP706C/D的Datasheet PDF文件第8页浏览型号IMP706C/D的Datasheet PDF文件第9页  
IMP705/6/7/8, 813L  
Pin Descriptions  
Pin Number  
IMP707/708  
IMP705/706  
IMP813L  
DIP/SO MicroSO DIP/SO MicroSO DIP/SO MicroSO Name  
Function  
Manual RESET input. The active LOW input triggers a reset  
pulse. A 250µA pull-up current allows the pin to be driven  
by TTL / CMOS logic or shorted to ground with a switch.  
1
3
1
3
1
3
MR  
2
3
4
5
2
3
4
5
2
3
4
5
VCC  
+5V power supply input.  
GND  
Ground reference for all signals.  
Power-fail voltage monitor input. With PFI less than  
1.25V, PFO goes low. Connect PFI to ground or VCC  
when not used.  
4
5
6
7
4
5
6
7
4
5
6
7
PFI  
PFO  
Power-fail output. The output is active LOW and sinks  
current when PFI is less than 1.25V.  
Watchdog input. WDI controls the internal watchdog  
timer. A HIGH or LOW signal for 1.6sec at WDI  
allows the internal timer to run-out, setting WDO LOW.  
The watchdog function is disabled by floating WDI or  
by connecting WDI to a high-impedance three-state  
buffer. The internal watchdog timer clears when:  
RESET is asserted; WDI is three-stated; or WDI sees  
a rising or falling edge.  
6
8
6
8
WDI  
6
7
NC  
Not connected.  
Active-LOW reset output. Pulses LOW for 200ms  
when triggered, and stays low whenever VCC is below  
the reset threshold (IMP705: 4.65V, IMP705J: 4.00V,  
IMP706: 4.40V). RESET remains LOW for 200ms  
after VCC rises above the RESET threshold or MR  
goes from LOW to HIGH. A watchdog timeout will not  
trigger RESET unless WDO is connected to MR.  
7
1
1
RESET  
Watchdog output. WDO pulls LOW when the 1.6 sec  
internal watchdog timer times-out and does not go  
HIGH until the watchdog is cleared. In addition, when  
8
2
8
7
2
1
WDO  
VCC is below the reset threshold, WDO remains low.  
Unlike RESET, WDO does not have a minimum pulse  
width and as soon as VCC exceeds the reset  
threshold, WDO goes HIGH with no delay.  
8
2
RESET  
Active-HIGH reset output. RESET is the inverse of  
RESET. The IMP813L has only a RESET output.  
Feature Summary  
IMP705  
IMP706  
IMP707  
IMP708  
IMP813L  
Power-fail detector  
Brownout detection  
Manual RESET input  
Power-up/down RESET  
Watchdog timer  
Active-HIGH RESET output  
Active-LOW RESET output  
RESET threshold  
4.65V/4.00V  
4.40V  
4.65V  
4.40V  
4.65V  
408-432-9100/www.impweb.com  
© 1999 IMP, Inc.  
4