欢迎访问ic37.com |
会员登录 免费注册
发布采购

IN74HC323ADW 参数 Datasheet PDF下载

IN74HC323ADW图片预览
型号: IN74HC323ADW
PDF下载: 下载PDF文件 查看货源
内容描述: 与并行I / O的高性能硅栅CMOS 8位双向通用移位寄存器 [8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Performance Silicon-Gate CMOS]
分类和应用: 移位寄存器
文件页数/大小: 8 页 / 366 K
品牌: IKSEMICON [ IK SEMICON CO., LTD ]
 浏览型号IN74HC323ADW的Datasheet PDF文件第2页浏览型号IN74HC323ADW的Datasheet PDF文件第3页浏览型号IN74HC323ADW的Datasheet PDF文件第4页浏览型号IN74HC323ADW的Datasheet PDF文件第5页浏览型号IN74HC323ADW的Datasheet PDF文件第6页浏览型号IN74HC323ADW的Datasheet PDF文件第7页浏览型号IN74HC323ADW的Datasheet PDF文件第8页  
TECHNICAL DATA  
IN74HC323A  
8-Bit Bidirectional Universal  
Shift Register with Parallel I/O  
High-Performance Silicon-Gate CMOS  
The IN74HC323A is identical in pinout to the LS/ALS323. The  
device inputs are compatible with standard CMOS outputs; with pullup  
resistors, they are compatible with LS/ALSTTL outputs.  
The IN74HC323A features a multiplexed parallel input/output data  
port to active full 8-bit handling in a 20 pin package. Due to the large  
output drive capability and the 3-state feature, this device is ideally suited  
for interface with bus lines in a bus-oriented system.  
ORDERING INFORMATION  
IN74HC323AN Plastic  
IN74HC323ADW SOIC  
TA = -55° to 125° C for all packages  
Two Mode-Select inputs and two Output Enable inputs are used to  
choose the mode of operation as listed in the Function Table.  
Synchronous parallel loading is accomplished by taking both Mode-  
Select lines, S1 and S2, high. This places the outputs in the high-  
impedance state, which permits data applied to the data port to be clocked  
into the register. Reading out of the register can be accomplished when  
the outputs are enabled. The active-low synchronous Reset overrides all  
other inputs.  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
Low Input Current: 1.0 µA  
PIN ASSIGNMENT  
High Noise Immunity Characteristic of CMOS Devices  
LOGIC DIAGRAM  
PIN 20=VCC  
PIN 10 = GND  
Rev. 00