欢迎访问ic37.com |
会员登录 免费注册
发布采购

348RI-XXLF 参数 Datasheet PDF下载

348RI-XXLF图片预览
型号: 348RI-XXLF
PDF下载: 下载PDF文件 查看货源
内容描述: [Clock Generator, 200MHz, CMOS, PDSO20, 0.150 INCH, ROHS COMPLIANT, SSOP-20]
分类和应用: 时钟光电二极管外围集成电路晶体
文件页数/大小: 9 页 / 103 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号348RI-XXLF的Datasheet PDF文件第2页浏览型号348RI-XXLF的Datasheet PDF文件第3页浏览型号348RI-XXLF的Datasheet PDF文件第4页浏览型号348RI-XXLF的Datasheet PDF文件第5页浏览型号348RI-XXLF的Datasheet PDF文件第6页浏览型号348RI-XXLF的Datasheet PDF文件第7页浏览型号348RI-XXLF的Datasheet PDF文件第8页浏览型号348RI-XXLF的Datasheet PDF文件第9页  
DATASHEET
QUAD PLL FIELD PROGRAMMABLE VERSACLOCK SYNTHESIZER
Description
The ICS348 field programmable clock synthesizer
generates up to 9 high-quality, high-frequency clock outputs
including multiple reference clocks from a low frequency
crystal or clock input. The ICS348 has 4 independent
on-chip PLLs and is designed to replace crystals and
crystal oscillators in most electronic systems.
Using IDT’s VersaClock software to configure PLLs and
outputs, the ICS348 contains a One-Time Programmable
(OTP) ROM to allow field programmability. Programming
features include eight selectable configuration registers, up
to two sets of four low-skew outputs.
Using Phase-Locked Loop (PLL) techniques, the device
runs from a standard fundamental mode, inexpensive
crystal, or clock. It can replace multiple crystals and
oscillators, saving board space and cost.
The ICS348 is also available in factory programmed custom
versions for high-volume applications.
TM
ICS348
Features
Packaged as 20-pin SSOP (QSOP) (Pb-free)
Eight addressable registers
Replaces multiple crystals and oscillators
Output frequencies up to 200 MHz at 3.3V
Input crystal frequency of 5 to 27 MHz
Input clock frequency of 2 to 50 MHz
Up to nine reference outputs
Up to two sets of four low-skew outputs
Operating voltages of 3.3 V
Advanced, low power CMOS process
For one output clock, use the ICS341 (8-pin). For two
output clocks, use the ICS342 (8-pin). For three output
clocks, use the ICS343 (8-pin). For more than three
outputs, use the ICS345 or ICS348.
Block Diagram
V DD
3
S 2:S 0
3
O TP
ROM
w ith
P LL
V alues
P LL1
CLK1
CLK2
P LL2
CLK3
Divide
Logic
and
Output
Enable
Control
CLK4
CLK5
CLK6
CLK7
CLK8
CLK9
P LL3
C rystal or
clock input
X 1/IC LK
C rystal
O scillator
X2
GND
2
P LL4
E xternal capacitors are
required w ith a crystal input.
P D TS
IDT®
QUAD PLL FIELD PROGRAMMABLE VERSACLOCK SYNTHESIZER
1
ICS348
REV N 090613