欢迎访问ic37.com |
会员登录 免费注册
发布采购

343MPT 参数 Datasheet PDF下载

343MPT图片预览
型号: 343MPT
PDF下载: 下载PDF文件 查看货源
内容描述: [Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8]
分类和应用: 时钟光电二极管外围集成电路晶体
文件页数/大小: 9 页 / 209 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号343MPT的Datasheet PDF文件第1页浏览型号343MPT的Datasheet PDF文件第2页浏览型号343MPT的Datasheet PDF文件第3页浏览型号343MPT的Datasheet PDF文件第4页浏览型号343MPT的Datasheet PDF文件第5页浏览型号343MPT的Datasheet PDF文件第7页浏览型号343MPT的Datasheet PDF文件第8页浏览型号343MPT的Datasheet PDF文件第9页  
ICS343
FIELD PROGRAMMABLE TRIPLE OUTPUT SS VERSACLOCK SYNTHESIZER
EPROM CLOCK SYNTHESIZER
AC Electrical Characteristics
Unless stated otherwise,
VDD = 3.3V ±5%,
Ambient Temperature -40 to +85° C
Parameter
Input Frequency
Output Frequency
Output Rise Time
Output Fall Time
Duty Cycle
Output Frequency Synthesis
Error
Power-up time
Symbol
F
IN
Conditions
Fundamental Crystal
Input Clock
Min.
5
2
0.25
Typ.
Max. Units
27
50
200
MHz
MHz
MHz
ns
ns
60
%
ppm
10
2
ms
ms
t
OR
t
OF
20% to 80%, Note 1
80% to 20%, Note 1
Note 2
Configuration Dependent
PLL lock time from
power-up, Note 3
PDTS goes high until
stable CLK output, Spread
Spectrum Off, Note 3
PDTS goes high until
stable CLK output, Spread
Spectrum On, Note 3
40
1
1
49-51
TBD
4
0.2
4
7
ms
One Sigma Clock Period Jitter
Maximum Absolute Jitter
Note 1: Measured with 15 pF load.
t
ja
Configuration Dependent
Deviation from Mean.
Configuration Dependent
50
+200
ps
ps
Note 2: Duty Cycle is configuration dependent. Most configurations are minimum 45% and maximum 55%.
Note 3: ICS test mode output occurs for first 170 clock cycles on CLK3 for each PLL powered up.
Thermal Characteristics
Parameter
Thermal Resistance Junction to
Ambient
Symbol
θ
JA
θ
JA
θ
JA
θ
JC
Conditions
Still air
1 m/s air flow
3 m/s air flow
Min.
Typ.
150
140
120
40
Max. Units
°C/W
°C/W
°C/W
°C/W
Thermal Resistance Junction to Case
IDT™ / ICS™
FIELD PROGRAMMABLE TRIPLE OUTPUT SS VERSACLOCK SYNTHESIZER 6
ICS343
REV J 061206