2308A-3DCI8 参数 Datasheet PDF下载

IDT2308A

3.3V ZERO DELAY CLOCK MULTIPLIER

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

FUNCTION TABLE

(1)

SELECT INPUT DECODING

S2

L

L

H

H

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

S1

L

H

L

H

CLK A

Tri-State

Driven

Driven

Driven

CLK B

Tri-State

Tri-State

Driven

Driven

Output Source

PLL

PLL

REF

PLL

PLL Shut Down

Y

N

Y

N

AVAILABLE OPTIONS FOR IDT2308A

Device

IDT2308A-1

IDT2308A-1H

IDT2308A-2

IDT2308A-2

IDT2308A-2H

IDT2308A-2H

IDT2308A-3

IDT2308A-3

IDT2308A-4

Feedback From

Bank A or Bank B

Bank A or Bank B

Bank A

Bank B

Bank A

Bank B

Bank A

Bank B

Bank A or Bank B

Bank A Frequency

Reference

Reference

Reference

2 x Reference

Reference

2 x Reference

2 x Reference

4 x Reference

2 x Reference

Bank B Frequency

Reference

Reference

Reference/2

Reference

Reference/2

Reference

Reference or

Reference

(1)

2 x Reference

2 x Reference

NOTE:

1. Output phase is indeterminant (0° or 180° from input clock).

ZERO DELAY AND SKEW CONTROL

To close the feedback loop of the IDT2308A, the FBK pin can be driven from any of the eight available output pins. The output driving the FBK pin

will be driving a total load of 7pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust

the input-output delay.

For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. Ensure the outputs are

loaded equally, for zero output-output skew.

3