欢迎访问ic37.com |
会员登录 免费注册
发布采购

2305B-1DCG 参数 Datasheet PDF下载

2305B-1DCG图片预览
型号: 2305B-1DCG
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V零延迟时钟缓冲器 [3.3V ZERO DELAY CLOCK BUFFER]
分类和应用: 时钟驱动器逻辑集成电路光电二极管PC
文件页数/大小: 10 页 / 156 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号2305B-1DCG的Datasheet PDF文件第1页浏览型号2305B-1DCG的Datasheet PDF文件第2页浏览型号2305B-1DCG的Datasheet PDF文件第3页浏览型号2305B-1DCG的Datasheet PDF文件第4页浏览型号2305B-1DCG的Datasheet PDF文件第6页浏览型号2305B-1DCG的Datasheet PDF文件第7页浏览型号2305B-1DCG的Datasheet PDF文件第8页浏览型号2305B-1DCG的Datasheet PDF文件第9页  
IDT2305B
3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
(1,2)
SWITCHING CHARACTERISTICS (2305B-1) - INDUSTRIAL
Symbol
t
1
Parameter
Output Frequency
Duty Cycle = t
2
÷
t
1
t
3
t
4
t
5
t
6
t
7
t
J
t
LOCK
Rise Time
Fall Time
Output to Output Skew
Delay, REF Rising Edge to CLKOUT Rising Edge
Device-to-Device Skew
Cycle-to-Cycle Jitter
PLL Lock Time
10pF Load
30pF Load
Measured at 1.4V, F
OUT
= 66.66MHz
Measured between 0.8V and 2V
Measured between 0.8V and 2V
All outputs equally loaded
Measured at V
DD
/2
Measured at V
DD
/2 on the CLKOUT pins of devices
Measured at 66.66MHz, loaded outputs
Conditions
Min.
10
10
40
Typ.
50
0
0
50
Max.
133
100
60
2.5
2.5
250
±350
700
175
1
Unit
MHz
%
ns
ns
ps
ps
ps
ps
ms
Stable power supply, valid clock presented on REF pin
NOTES:
1. REF Input has a threshold voltage of V
DD
/2.
2. All parameters specified with loaded outputs.
SWITCHING CHARACTERISTICS (2305B-1H) - INDUSTRIAL
Symbol
t
1
Parameter
Output Frequency
Duty Cycle = t
2
÷
t
1
Duty Cycle = t
2
÷
t
1
t
3
t
4
t
5
t
6
t
7
t
8
t
J
t
LOCK
Rise Time
Fall Time
Output to Output Skew
Delay, REF Rising Edge to CLKOUT Rising Edge
Device-to-Device Skew
Output Slew Rate
Cycle-to-Cycle Jitter
PLL Lock Time
10pF Load
30pF Load
Measured at 1.4V, F
OUT
= 66.66MHz
Measured at 1.4V, F
OUT
<50MHz
Measured between 0.8V and 2V
Measured between 0.8V and 2V
All outputs equally loaded
Measured at V
DD
/2
Measured at V
DD
/2 on the CLKOUT pins of devices
Measured between 0.8V and 2V using Test Circuit #2
Measured at 66.66MHz, loaded outputs
Stable power supply, valid clock presented on REF pin
Conditions
(1,2)
Min.
10
10
40
45
1
Typ.
50
50
0
0
Max.
133
100
60
55
1.5
1.5
250
±350
700
175
1
Unit
MHz
%
%
ns
ns
ps
ps
ps
V/ns
ps
ms
NOTES:
1. REF Input has a threshold voltage of V
DD
/2.
2. All parameters specified with loaded outputs.
5