欢迎访问ic37.com |
会员登录 免费注册
发布采购

1893CKIT 参数 Datasheet PDF下载

1893CKIT图片预览
型号: 1893CKIT
PDF下载: 下载PDF文件 查看货源
内容描述: [Interface Circuit, 1-Trnsvr, CMOS, PQCC56, 8 X 8 MM, PLASTIC, M0-220VLLD-5, MLF2-56]
分类和应用: 电信电信集成电路
文件页数/大小: 127 页 / 1388 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号1893CKIT的Datasheet PDF文件第83页浏览型号1893CKIT的Datasheet PDF文件第84页浏览型号1893CKIT的Datasheet PDF文件第85页浏览型号1893CKIT的Datasheet PDF文件第86页浏览型号1893CKIT的Datasheet PDF文件第88页浏览型号1893CKIT的Datasheet PDF文件第89页浏览型号1893CKIT的Datasheet PDF文件第90页浏览型号1893CKIT的Datasheet PDF文件第91页  
ICS1893CF Data Sheet Rev. J - Release  
Chapter 8 Pin Diagram, Listings, and Descriptions  
Table 8-5. PHY Address and LED Pins  
Pin  
Pin  
Pin  
Pin Description  
Name Number  
Type  
P2LI  
4
Input or PHY (Address Bit) 2 / Link Integrity LED.  
Output For more information on this pin, see Section 5.5, “Status Interface”.  
This multi-function configuration pin is:  
– An input pin during either a power-on reset or a hardware reset. In  
this case, this pin configures the address of the ICS1893CF PHY  
Address Bit 2.  
– An output pin following reset. In this case, this pin provides link status  
for the ICS1893CF.  
As an input pin:  
This pins establishes the address for the ICS1893CF. When the signal  
on this pin is logic:  
– Low, that address bit is set to logic zero.  
– High, that address bit is set to logic one.  
As an output pin:  
When the signal on this pin is:  
– De-asserted, this state indicates the ICS1893CF does not have a  
link.  
– Asserted, this state indicates the ICS1893CF has a valid link.  
Caution: This pin must not float. (See the notes at Section 8.2.2,  
“Multi-Function (Multiplexed) Pins: PHY Address and LED  
Pins”.)  
P3TD  
6
Input or PHY (Address Bit) 3 / Transmit Data LED.  
Output For more information on this pin, see Section 5.5, “Status Interface”.  
These multi-function configuration pins are:  
– Input pins during either a power-on reset or a hardware reset. In this  
case, these pins configure the address of the ICS1893CF PHY  
Address Bit 3.  
– Output pins following reset. In this case, this pin provides indication  
of Transmit activity.  
As an input pin:  
This pin establishes the address for the ICS1893CF. When the signal  
on one of these pins is logic:  
– Low, that address bit is set to logic zero.  
– High, that address bit is set to logic one.  
As an output pin:  
When the signal on this pin is:  
– De-asserted, this state indicates the ICS1893CF does not have  
Transmit activity.  
– Asserted, this state indicates the ICS1893CF has Transmit activity.  
Caution: This pin must not float. (See the notes at Section 8.2.2,  
“Multi-Function (Multiplexed) Pins: PHY Address and LED  
Pins”.)  
ICS1893CF, Rev. J, 08/11/09  
August, 2009  
Copyright © 2009, Integrated Device Technology, Inc.  
All rights reserved.  
87  
 复制成功!