欢迎访问ic37.com |
会员登录 免费注册
发布采购

1893CKIT 参数 Datasheet PDF下载

1893CKIT图片预览
型号: 1893CKIT
PDF下载: 下载PDF文件 查看货源
内容描述: [Interface Circuit, 1-Trnsvr, CMOS, PQCC56, 8 X 8 MM, PLASTIC, M0-220VLLD-5, MLF2-56]
分类和应用: 电信电信集成电路
文件页数/大小: 127 页 / 1388 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号1893CKIT的Datasheet PDF文件第31页浏览型号1893CKIT的Datasheet PDF文件第32页浏览型号1893CKIT的Datasheet PDF文件第33页浏览型号1893CKIT的Datasheet PDF文件第34页浏览型号1893CKIT的Datasheet PDF文件第36页浏览型号1893CKIT的Datasheet PDF文件第37页浏览型号1893CKIT的Datasheet PDF文件第38页浏览型号1893CKIT的Datasheet PDF文件第39页  
ICS1893CF Data Sheet Rev. J - Release  
Chapter 6 Functional Blocks  
During 10Base-T data reception, a Manchester Decoder translates the serial bit stream obtained from the  
Twisted-Pair Receiver (MDI) into an NRZ bit stream. The Manchester Decoder then passes the data to the  
MAC Interface in parallel format.  
Manchester-encoded signals have the following advantages:  
Every bit period has an encoded clock.  
The split-phase nature of the signal always provides a zero DC level regardless of the data (that is, there  
is no baseline wander phenomenon).  
The primary disadvantage in using Manchester-encoded signals is that it doubles the data rate, making it  
operationally prohibitive for 100-MHz operations.  
6.5.2 10Base-T Operation: Clock Synthesis  
The ICS1893CF synthesizes the clocks required for synchronizing data transmission. In 10Base-T mode,  
the MAC Interface provides a 10M MII (Media Independent Interface):  
10M MII interface, the ICS1893CF synthesizes a 2.5-MHz clock for nibble-wide transactions  
6.5.3 10Base-T Operation: Clock Recovery  
The ICS1893CF recovers its receive clock from the Manchester-encoded data stream obtained from its  
Twisted-Pair Receiver using a phase-locked loop (PLL). The ICS1893CF then uses this recovered clock for  
synchronizing data transmission between itself and the MAC. Receive-clock PLL acquisitions begin with  
reception of the MAC Frame Preamble and continue as long as the ICS1893CF is receiving data.  
6.5.4 10Base-T Operation: Idle  
An ICS1893CF transmits Normal Link Pulses on its MDI in the absence of data. During this time the link is  
Idle, and the ICS1893CF periodically transmits link pulses at a rate of one link pulse every 16 ms in  
compliance with the ISO/IEC 8802-3 standard. In 10Base-T mode, the ICS1893CF continues transmitting link  
pulses even while receiving data. This situation does not generate a Collision Detect signal (COL) because  
link pulses indicate an idle state for a link.  
6.5.5 10Base-T Operation: Link Monitor  
When an ICS1893CF is in 10Base-T mode, its Link Monitor Function observes the data received by the  
10Base-T Twisted-Pair Receiver to determine the link status. The results of this continual monitoring are  
stored in the Link Status bit. The Station Management entity (STA) can access the Link Status bit in either  
the Status Register (bit 1.2) or the QuickPoll Detailed Status Register (bit 17.0).  
When the Link Status bit is:  
Zero, either a valid link is not established or the link is momentarily dropped since either the last read of  
the Link Status bit or the last reset of the ICS1893CF.  
One, a valid link is established.  
The ICS1893CF Link Status bit is a latching low (LL) bit. (For more information on latching high and latching  
low bits, see Section 7.1.4.1, “Latching High Bits” and Section 7.1.4.2, “Latching Low Bits”.)  
The criteria used by the Link Monitor Function to declare a link either valid or invalid depends upon these  
factors: the present state of the link, whether its Smart Squelch function is enabled, and the incoming data.  
ICS1893CF, Rev. J, 08/11/09  
August, 2009  
Copyright © 2009, Integrated Device Technology, Inc.  
All rights reserved.  
35  
 复制成功!