欢迎访问ic37.com |
会员登录 免费注册
发布采购

1893CF 参数 Datasheet PDF下载

1893CF图片预览
型号: 1893CF
PDF下载: 下载PDF文件 查看货源
内容描述: [Interface Circuit, 1-Trnsvr, CMOS, PDSO48, 0.300 MM INCH, SSOP-48]
分类和应用: 网络接口电信集成电路电信电路光电二极管
文件页数/大小: 136 页 / 1040 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号1893CF的Datasheet PDF文件第75页浏览型号1893CF的Datasheet PDF文件第76页浏览型号1893CF的Datasheet PDF文件第77页浏览型号1893CF的Datasheet PDF文件第78页浏览型号1893CF的Datasheet PDF文件第80页浏览型号1893CF的Datasheet PDF文件第81页浏览型号1893CF的Datasheet PDF文件第82页浏览型号1893CF的Datasheet PDF文件第83页  
ICS1893AF Data Sheet - Release  
Chapter 8 Management Register Set  
8.8.2 Parallel Detection Fault (bit 6.4)  
The ICS1893AF sets this bit to a logic one if a parallel detection fault is encountered. A parallel detection  
fault occurs when the ICS1893AF cannot disseminate the technology being used by its remote link partner.  
Bit 6.4 is a latching high (LH) status bit. (For more information on latching high and latching low bits, see  
Section 8.1.4.1, “Latching High Bits” and Section 8.1.4.2, “Latching Low Bits”.)  
8.8.3 Link Partner Next Page Able (bit 6.3)  
Bit 6.3 is a status bit that reports the capabilities of the remote link partner to support the Next Page  
features of the auto-negotiation process. The ICS1893AF sets this bit to a logic one if the remote link  
partner sets the Next Page bit in its Link Control Word.  
8.8.4 Next Page Able (bit 6.2)  
Bit 6.2 is a status bit that reports the capabilities of the ICS1893AF to support the Next Page features of the  
auto-negotiation process. The ICS1893AF sets this bit to a logic one to indicate that it can support these  
features.  
8.8.5 Page Received (bit 6.1)  
The ICS1893AF sets its Page Received bit to a logic one whenever a new Link Control Word is received  
and stored in its Auto-Negotiation link partner ability register. The Page Received bit is cleared to logic zero  
on a read of the Auto-Negotiation Expansion Register.  
Bit 6.1 is a latching high (LH) status bit. (For more information on latching high and latching low bits, see  
Section 8.1.4.1, “Latching High Bits” and Section 8.1.4.2, “Latching Low Bits”.)  
8.8.6 Link Partner Auto-Negotiation Able (bit 6.0)  
If the ICS1893AF:  
Does not receive Fast Link Pulse bursts from its remote link partner, then this bit remains a logic zero.  
Receives valid FLP bursts from its remote link partner (thereby indicating that it can participate in the  
auto-negotiation process), then the ICS1893AF sets this bit to a logic one.  
ICS1893AF,
Copyright © 2004, Integrated Circuit Systems, Inc.  
All rights reserved.  
79  
 复制成功!