欢迎访问ic37.com |
会员登录 免费注册
发布采购

1893CF 参数 Datasheet PDF下载

1893CF图片预览
型号: 1893CF
PDF下载: 下载PDF文件 查看货源
内容描述: [Interface Circuit, 1-Trnsvr, CMOS, PDSO48, 0.300 MM INCH, SSOP-48]
分类和应用: 网络接口电信集成电路电信电路光电二极管
文件页数/大小: 136 页 / 1040 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号1893CF的Datasheet PDF文件第58页浏览型号1893CF的Datasheet PDF文件第59页浏览型号1893CF的Datasheet PDF文件第60页浏览型号1893CF的Datasheet PDF文件第61页浏览型号1893CF的Datasheet PDF文件第63页浏览型号1893CF的Datasheet PDF文件第64页浏览型号1893CF的Datasheet PDF文件第65页浏览型号1893CF的Datasheet PDF文件第66页  
ICS1893AF Data Sheet - Release  
Chapter 8 Management Register Set  
8.2.8 Duplex Mode (bit 0.8)  
This bit provides a means of controlling the ICS1893AF Duplex Mode. Its operation depends on several  
other functions, including the HW/SW input pin and the Auto-Negotiation Enable bit (bit 0.12). When the  
ICS1893AF is configured for:  
Hardware mode (that is, the HW/SW pin is logic zero), the ICS1893AF isolates bit 0.8 and uses the  
DPXSEL input pin to establish the Duplex mode for the ICS1893AF. In this Hardware mode:  
– Bit 0.8 is undefined.  
– The ICS1893AF provides a Duplex Mode Status bit (in the QuickPoll Detailed Status Register, bit  
17.14), which always shows the setting of an active link.  
Software mode (that is, the HW/SW pin is logic one), the function of bit 0.8 depends on the  
Auto-Negotiation Enable bit, 0.12. When the auto-negotiation process is:  
– Enabled, the ICS1893AF isolates bit 0.8 and relies upon the results of the auto-negotiation process  
to establish the duplex mode.  
– Disabled, bit 0.8 determines the Duplex mode. Setting bit 0.8 to logic:  
• Zero selects half-duplex operations.  
• One selects full-duplex operations. (When the ICS1893AF is operating in Loopback mode, it  
isolates bit 0.8, which has no effect on the operation of the ICS1893AF.)  
8.2.9 Collision Test (bit 0.7)  
This bit controls the ICS1893AF Collision Test function. When an STA sets bit 0.7 to logic:  
Zero, the ICS1893AF disables the collision detection circuitry for the Collision Test function. In this case,  
the COL signal does not track the TXEN signal. (The default value for this bit is logic zero, that is,  
disabled.)  
One, as per the ISO/IEE 8802-3 standard, clause 22.2.4.1.9, the ICS1893AF enables the collision  
detection circuitry for the Collision Test function, even if the ICS1893AF is in Loopback mode (that is, bit  
0.14 is set to 1). In this case, the Collision Test function tracks the Collision Detect signal (COL) in  
response to the TXEN signal. The ICS1893AF asserts the Collision signal (COL) within 512 bit times of  
receiving an asserted TXEN signal, and it de-asserts COL within 4 bit times of the de-assertion of the  
TXEN signal.  
8.2.10 IEEE Reserved Bits (bits 0.6:0)  
The IEEE reserves these bits for future use. When an STA:  
Reads a reserved bit, the ICS1893AF returns a logic zero.  
Writes to a reserved bit, it must use the default value specified in this data sheet.  
The ICS1893AF uses some reserved bits to invoke auxiliary functions. To ensure proper operation of the  
ICS1893AF, an STA must maintain the default value of these bits. Therefore, ICS recommends that during  
any STA write operation, an STA write the default value to all reserved bits, even those bits that are Read  
Only.  
ICS1893AF
Copyright © 2004, Integrated Circuit Systems, Inc.  
All rights reserved.  
62  
 复制成功!