ICS1893AF Data Sheet - Release
Chapter 10 DC and AC Operating Conditions
10.5.11 100M MII: Carrier Assertion/De-Assertion (Half-Duplex Transmission)
Table 10-18 lists the significant time periods for the 100M MII carrier assertion/de-assertion during
half-duplex transmission. The time periods consist of timings of signals on the following pins:
• TXEN
• TXCLK
• CRS
Figure 10-12 shows the timing diagram for the time periods.
Table 10-18. 100M MII Carrier Assertion/De-Assertion (Half-Duplex Transmission Only)
Time
Period
Parameter
Condi- Min. Typ. Max. Units
tions
t1
t2
TXEN Sampled Asserted to CRS Assert
TXEN De-Asserted to CRS De-Asserted
0
0
3
3
4
4
Bit times
Bit times
Figure 10-12. 100M MII Carrier Assertion/De-Assertion Timing Diagram
(Half-Duplex Transmission Only)
t2
TXEN
TXCLK
CRS
t1
ICS1893AF, Rev D 10/26/04
October, 2004
Copyright © 2004, Integrated Circuit Systems, Inc.
All rights reserved.
124
IDT [ INTEGRATED DEVICE TECHNOLOGY ]
