欢迎访问ic37.com |
会员登录 免费注册
发布采购

1527G-60LFT 参数 Datasheet PDF下载

1527G-60LFT图片预览
型号: 1527G-60LFT
PDF下载: 下载PDF文件 查看货源
内容描述: [PLL Based Clock Driver, 1527 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 4.40 MM, 0.65 MM PITCH, LEAD FREE, TSSOP-16]
分类和应用: 驱动光电二极管逻辑集成电路
文件页数/大小: 11 页 / 92 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号1527G-60LFT的Datasheet PDF文件第2页浏览型号1527G-60LFT的Datasheet PDF文件第3页浏览型号1527G-60LFT的Datasheet PDF文件第4页浏览型号1527G-60LFT的Datasheet PDF文件第5页浏览型号1527G-60LFT的Datasheet PDF文件第6页浏览型号1527G-60LFT的Datasheet PDF文件第7页浏览型号1527G-60LFT的Datasheet PDF文件第8页浏览型号1527G-60LFT的Datasheet PDF文件第9页  
ICS1527
Video Clock Synthesizer
General Description
The ICS1527 is a low-cost, high-performance
frequency generator. It is suited to general purpose
phase controlled clock synthesis as well as
line-locked and genlocked high-resolution video
applications. Using ICS’s advanced low-voltage
CMOS mixed-mode technology, the ICS1527 is an
effective clock synthesizer that supports video
projectors and displays at resolutions from VGA to
beyond XGA.
The ICS1527 offers single-ended clock outputs to 60
or 110 MHz. The HSYNC_out, and VSYNC_out pins
provide the regenerated versions of the HSYNC and
VSYNC inputs synchronous to the CLK output.
The advanced PLL uses either its internal
programmable feedback divider or an external divider.
The device is programmed by a standard I
2
C-bus™
serial interface and is available in a TSSOP16
package.
Features
• Lead-free packaging (Pb-free)
• Low jitter (typical 27 ps short term jitter)
• LVCMOS single-ended clock outputs
• 60/110 MHz speed grades available
• Uses 3.3 V power supply
• 5 Volt tolerant Inputs (HSYNC, VSYNC)
• Coast (ignore HSYNC) capability via VSYNC pin
• Industry standard I
2
C-bus programming interface
• PLL Lock detection via I
2
C or LOCK output pin
• 16-pin TSSOP package
Applications
• Frequency synthesis
• LCD monitors, video projectors and plasma displays
• Genlocking multiple video subsystems
ICS1527 Functional Diagram
HSYNC
VSYNC
I
2
C
EXTFB
External
Divider
CLK
HSYNC_out
Pin Configuration (16-pin TSSOP)
VSSD
SDA
SCL
VSYNC
EXTFB
HSYNC
VDDA
VSSA
ICS1527
VSYNC_out
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDDD
VSSQ
VSYNC_out
VDDQ
CLK
HSYNC_out
LOCK
I2CADR
MDS 1527 G
IDT reserves the right to make changes in the preliminary device data
identified in this publication without notice. IDT advises its customers
to obtain the latest version of all device data to verify that information
being relied upon is current and accurate.
Revision 110905