欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS1893CK 参数 Datasheet PDF下载

ICS1893CK图片预览
型号: ICS1893CK
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3 -V的10Base -T / 100BASE - TX集成PHYceive [3.3-V 10Base-T/100Base-TX Integrated PHYceive]
分类和应用: 电信集成电路
文件页数/大小: 126 页 / 1927 K
品牌: ICSI [ INTEGRATED CIRCUIT SOLUTION INC ]
 浏览型号ICS1893CK的Datasheet PDF文件第86页浏览型号ICS1893CK的Datasheet PDF文件第87页浏览型号ICS1893CK的Datasheet PDF文件第88页浏览型号ICS1893CK的Datasheet PDF文件第89页浏览型号ICS1893CK的Datasheet PDF文件第91页浏览型号ICS1893CK的Datasheet PDF文件第92页浏览型号ICS1893CK的Datasheet PDF文件第93页浏览型号ICS1893CK的Datasheet PDF文件第94页  
ICS1893CF Data Sheet - Release  
Chapter 8 Pin Diagram, Listings, and Descriptions  
8.2.4 MAC Interface Pins  
This section lists pin descriptions for each of the following interfaces  
Section 8.2.4.1, “MAC Interface Pins for Media Independent Interface”  
8.2.4.1 MAC Interface Pins for Media Independent Interface  
Table 8-7 lists the MAC Interface pin descriptions for the MII.  
Table 8-7. MAC Interface Pins: Media Independent Interface (MII)  
Pin  
Pin  
Pin  
Pin Description  
Name Number  
Type  
COL  
43  
Output Collision (Detect).  
The ICS1893CF asserts a signal on the COL pin when the ICS1893CF  
detects receive activity while transmitting (that is, while the TXEN signal is  
asserted by the MAC, that is, when transmitting). When the mode is:  
10Base-T, the ICS1893CF detects receive activity by monitoring the  
un-squelched MDI receive signal.  
100Base-TX, the ICS1893CF detects receive activity when there are  
two non-contiguous zeros in any 10-bit symbol derived from the MDI  
receive data stream.  
Note:  
1. The signal on the COL pin is not synchronous to either RXCLK or  
TXCLK.  
2. In full-duplex mode, the COL signal is disabled and always remains  
low.  
3. The COL signal is asserted as part of the signal quality error (SQE)  
test. This assertion can be suppressed with the SQE Test Inhibit bit (bit  
18.2).  
CRS  
44  
27  
Output Carrier Sense.  
When the ICS1893CF mode is:  
Half-duplex, the ICS1893CF asserts a signal on its CRS pin when it  
detects either receive or transmit activity.  
Either full-duplex or Repeater mode, the ICS1893CF asserts a signal  
on its CRS pin only in response to receive activity.  
Note: The signal on the CRS pin is not synchronous to the signal on  
either the RXCLK or TXCLK pin.  
MDC  
Input  
Management Data Clock.  
The ICS1893CF uses the signal on the MDC pin to synchronize the  
transfer of management information between the ICS1893CF and the  
Station Management Entity (STA), using the serial MDIO data line. The  
MDC signal is sourced by the STA.  
ICS1893CF, Rev. F, 03/01/07  
Mar. 2007  
Copyright © 2007, Integrated Device Technology, Inc.  
All rights reserved.  
90  
 复制成功!