ICS1893CF Data Sheet Rev. F - Release
Chapter 9 DC and AC Operating Conditions
9.5 Timing Diagrams
9.5.1 Timing for Clock Reference In (REF_IN) Pin
Table 9-8 lists the significant time periods for signals on the clock reference in (REF_IN) pin. Figure 9-2
shows the timing diagram for the time periods.
Note: The REF_IN switching point is 50% of VDD.
Table 9-8. REF_IN Timing
Time
Parameter
Conditions
Min.
Typ.
Max. Units
Period
t1
t2
REF_IN Duty Cycle
REF_IN Period
–
–
45
–
50
40
55
–
%
ns
Figure 9-2. REF_IN Timing Diagram
t1
REF_IN
t2
ICS1893CF, Rev. F, 03/01/07
Mar. 2007
Copyright © 2007, Integrated Device Technology, Inc.
All rights reserved.
103