欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS1660M 参数 Datasheet PDF下载

ICS1660M图片预览
型号: ICS1660M
PDF下载: 下载PDF文件 查看货源
内容描述: 来电线路识别( ICLID )接收器,振铃检测 [Incoming Call Line Identification (ICLID) Receiver with Ring Detection]
分类和应用: 电信集成电路光电二极管
文件页数/大小: 7 页 / 112 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号ICS1660M的Datasheet PDF文件第1页浏览型号ICS1660M的Datasheet PDF文件第2页浏览型号ICS1660M的Datasheet PDF文件第3页浏览型号ICS1660M的Datasheet PDF文件第4页浏览型号ICS1660M的Datasheet PDF文件第5页浏览型号ICS1660M的Datasheet PDF文件第7页  
ICS1660
Input/Output Specifications
Digital
RING and FSKBAT outputs are standard CMOS outputs with
voltage swings between V
SS
and V
DD
.
PWR is a logic input. A level converter circuit is on chip to
allow the logic signal that swing between V
SS
and V
DD
to be
internally converted to signals that swing between V
SS
and
V
IN
. It should be noted that to minimize power consumption
caused by through current in logic gates, the PWR input should
always swing to within 100 mV of V
SS
or V
DD
. The PWR
input signal is low when the
ICS1660
is in lower power mode
waiting for an incoming call.
The LFILTER output is a standard CMOS output powered from
VDD. This output has an internal resistor with a typical value
of 30kΩ. This is used in conjunction with the external capacitor
shown in the block diagram to form the loop filter for the PLL.
Analog
The value of the ring detect is as previously discussed 35.0V
RMS typical. The actual value is set by the choice of the
external resistors that are connected to the LINEA and LINEB
inputs. The matching of these resistors to the internal 8.1kΩ
resistors is also a factor. The signal level at the chip that will
cause a ring is the bandgap voltage, (1.25V) or below.
The chip is designed for an input signal level of -12.5dbm to
-28.5dbm into 900 ohms. This translates to a signal that is
between 100 mV and 636 mV peak to peak.
The filter section should be connected as shown in the block
diagram. Using the external capacitors as shown, and assuming
nominal values on the internal resistors, the corner frequencies
are 900 HZ and 3860 HZ.
An external resistor with a value of approximately 330kΩ is
connected between the LFILTER and POSTF pads. This resis-
tor along with the external capacitor shown in the block dia-
gram form the post filter. This post filter is used in conjunction
with the comparator to do the FSK demodulation.
Absolute Maximum Ratings
*
(Voltages referenced to V
SS
)
Supply Voltage . . . . . . . . V
IN
. .
Voltage at any Input . . . . . . . . . .
Operation Temperature Range . . . .
Storage Temperature Range . . . . . .
*
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
-0.5V to +10V
-0.5V to V
DD
+ 0.5V
-55°C to +125°C
-50°C to 150°C
Absolute maximum ratings are those values beyond which the safety of this device cannot be guaranteed.
These values are NOT RECOMMENDED operating conditions.
6