iC-JJ
POWER MANAGEMENT IC
Rev A1, Page 3/17
PACKAGE MQFP44 according to the JEDEC standard
PIN CONFIGURATION MQFP44 (top view)
1
33
VA1
PCRD
2
3
4
32 VHL
31 VFP
TAKSE
TCRD
30
VA
TCRA
JJ
Code...
yyww
...
NRES 5
29 n.c.
n.c.
VB
VVA
GND
VBG
6
7
8
28
27
26
VA1x
RSET 9
25 VMR
10
24
AGND
VM
ENA11
23 K
PIN FUNCTIONS
No. Name
Function
No. Name
Function
1
2
3
4
5
6
7
8
PCRD
TAKS
TCRD
TCRA
NRES
VVA
GND
VBG
RSET
AGND
ENA
COS
TFP
TWD
NRHD
TXD
RXD
VTU
NVTA
VREF
VH
VCC
K
Message Output for Pin NCRD
Trigger Input for Output NAKS
Trigger Input for Output NCRD
Trigger Input for Output CRA
Reset, low active
Capacitor Test Output
Ground
Bandgap Reference Voltage
Attachment RSET
Analog Ground
25
VMR
Measurement Input Undervoltage- and
Autarky Detection
Setpoint Assignment VA1
Supply during autarky mode
26
27
28
29
30
31
32
VA1x
VB
n.c.
n.c.
VA
Voltage VA
VFP
VHL
+12V Tri-state Output (30mA)
Attachment Inductance for
Step-down Regulator
VBAT+2V...+48V Output
Attachment Inductance for
Boost Converter
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Enable
33
34
VA1
VBL
Capacitor for Oscillator Adjustment
Trigger Input for Output VFP
Trigger Input for Watchdog
Trigger Input for Pin HD
Trigger Input K-Interface
Digital Output K-Interface
Message Output Undervoltage Detection
Message Output Autarky Detection
+5V Output (60mA)
+6V Output
+5V Output (200mA)
Bidirectional K-Interface
Measurement Input Undervoltage- and
Autarky Detection
35
36
37
38
39
40
41
42
43
44
PGND
NFL
NAKS
NCRD
CRA
HD
TFL
PFL
PAKS
PCRA
Ground
200mA Low-side Driver Output
30mA Low-side Driver Output
30mA Low-side Driver Output
50mA High-side Driver Output
Tri-state Output, Low-side Driver
Trigger Input for Output NFL
Message Output for Pin NFL
Message Output for Pin NAKS
Message Output for Pin CRA
VM