IBMN625404GT3B
IBMN625804GT3B
256Mb Double Data Rate Synchronous DRAM
Preliminary
Write to Precharge: Non-Interrupting (Burst Length = 4)
Maximum DQSS
T5 T6
T1
T2
T3
T4
CK
CK
Write
NOP
NOP
NOP
NOP
PRE
Command
t
WR
BA (a or all)
BA a, COL b
Address
t
t
(max)
RP
DQSS
DQS
DQ
DI a-b
DM
Minimum DQSS
T1
T2
T3
T4
T5
T6
CK
CK
Write
NOP
NOP
NOP
NOP
PRE
Command
t
WR
BA (a or all)
BA a, COL b
Address
t
RP
t
(min)
DQSS
DQS
DQ
DI a-b
DM
DI a-b = data in for bank a, column b.
3 subsequent elements of data in are applied in the programmed order following DI a-b.
A non-interrupted burst is shown.
t
is referenced from the first positive CK edge after the last data in pair.
WR
Don’t Care
A10 is Low with the Write command (Auto Precharge is disabled).
©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
29L0011.E36997B
1/01
Page 40 of 79