IBMN312164CT3
IBMN312404CT3
IBMN312804CT3
128Mb Synchronous DRAM - Die Revision B
Preliminary
Read and Write Access Modes
After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting RAS
high and CAS low at the clock’s rising edge after the necessary RAS to CAS delay (t ). WE must also be
RCD
defined at this time to determine whether the access cycle is a read operation (WE high), or a write operation
(WE low). The address inputs determine the starting column address.
The SDRAM provides a wide variety of fast access modes. A single Read or Write Command will initiate a
serial read or write operation on successive clock cycles up to 133 MHz. The number of serial data bits for
each access is equal to the burst length, which is programmed into the Mode Register.
Similar to Page Mode of conventional DRAMs, a read or write cycle can not begin until the sense amplifiers
latch the selected row address information. The refresh period (t
) is what limits the number of random col-
REF
umn accesses to an activated bank. A new burst access can be done even before the previous burst ends.
The ability to interrupt a burst operation at every clock cycle is supported; this is referred to as the 1-N rule.
When the previous burst is interrupted by another Read or Write Command, the remaining addresses are
overridden by the new address.
Precharging an active bank after each read or write operation is not necessary providing the same row is to
be accessed again. To perform a read or write cycle to a different row within an activated bank, the bank must
be precharged and a new Bank Activate command must be issued. When more than one bank is activated,
interleaved (ping pong) bank Read or Write operations are possible. By using the programmed burst length
and alternating the access and precharge operations between multiple banks, fast and seamless data access
operation among many different pages can be realized. When multiple banks are activated, column to column
interleave operation can be done between different pages. Finally, Read or Write Commands can be issued
to the same bank or between active banks on every clock cycle.
©IBM Corporation. All rights reserved.
06K7582.H03335A
01/01
Use is further subject to the provisions at the end of this document.
Page 10 of 66
IBM [ IBM ]
