欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM25PPC750FX-GB0512T 参数 Datasheet PDF下载

IBM25PPC750FX-GB0512T图片预览
型号: IBM25PPC750FX-GB0512T
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microprocessor, 32-Bit, 700MHz, CMOS, CBGA292, 21 X 21 MM, 1 MM PITCH, CERAMIC, BGA-292]
分类和应用: 时钟外围集成电路
文件页数/大小: 62 页 / 452 K
品牌: IBM [ IBM ]
 浏览型号IBM25PPC750FX-GB0512T的Datasheet PDF文件第47页浏览型号IBM25PPC750FX-GB0512T的Datasheet PDF文件第48页浏览型号IBM25PPC750FX-GB0512T的Datasheet PDF文件第49页浏览型号IBM25PPC750FX-GB0512T的Datasheet PDF文件第50页浏览型号IBM25PPC750FX-GB0512T的Datasheet PDF文件第52页浏览型号IBM25PPC750FX-GB0512T的Datasheet PDF文件第53页浏览型号IBM25PPC750FX-GB0512T的Datasheet PDF文件第54页浏览型号IBM25PPC750FX-GB0512T的Datasheet PDF文件第55页  
DD 2.X  
Preliminary  
PowerPC 750FX RISC Microprocessor  
5.6 64 or 32-Bit Data Bus Mode  
This mode selection varies for different design revision (DD) levels. For the 750FX DD2.X, mode setting is  
determined by the state of the mode signal, TLBISYNC, at the transition of HRESET from low to high. If TLBI-  
SYNC is high when HRESET transitions from active to inactive, 64-bit mode is selected. If TLBISYNC is low  
when HRESET transitions from active to inactive, 32-bit mode is selected.  
Special Note: (Reduced pin out mode) To transition from a previous processor with reduced pin out mode,  
drive TLBISYNC appropriately, leave the DP(0..7) and AP(0..3) pins floating, and disable par-  
ity checking. The 750FX does not have APE and DPE pins.  
5.7 IIO Voltage Mode Selection  
Selection between 1.8V, 2.5V, or 3.3V I/O modes is accomplished by using the BVSEL and L1_TSTCLK  
pins:  
• If BVSEL = 1 and L1_TSTCLK = 0, then the 3.3V mode is enabled.  
• If BVSEL = 1 and L1_TSTCLK = 1, then the 2.5V mode is enabled.  
• If BVSEL = 0 and L1_TSTCLK = 1, then the 1.8V mode is enabled.  
Note: Do not set BVSEL = 0 and L1_TSTCLK = 0 since it yields an INVALID MODE.  
Table 5-7. Summary of Mode Select  
Mode  
750FX (DD2.x)  
32-bit mode  
Sample TLBISYNC to select  
HIGH = 64-bit mode  
LOW = 32-bit mode  
I/O mode selection  
3.3V +/- 165mV (BVSEL = 1, L1_TSTCLK = 0) or  
2.5V +/- 125mV (BVSEL = 1, L1_TSTCLK = 1) or  
1.8V +/- 100mV (BVSEL = 0, L1_TSTCLK = 1)  
5.8 Thermal Management  
This section provides thermal management information for the CBGA package for air cooled applications.  
Proper thermal control design is primarily dependent upon the system-level design; that is, the heat sink, air  
flow, and the thermal interface material. To reduce the die-junction temperature, heat sinks may be attached  
to the package by several methods: adhesive, spring clip to holes in the printed-circuit board or package,  
mounting clip, or a screw assembly, see Figure 5-10 Package Exploded Cross-Sectional View with Several  
Heat Sink Options on page 54.  
In general, a heat sink is required for all 750FX applications.  
A design example is included in this section.  
5.8.1 Heat Sink Selection Example  
For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:  
Body_750FX_DS_DD2.X.fm.2.0  
June 9, 2003  
5. System Design Information  
Page 49 of 63  
 复制成功!