欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM11T8645HP-60T 参数 Datasheet PDF下载

IBM11T8645HP-60T图片预览
型号: IBM11T8645HP-60T
PDF下载: 下载PDF文件 查看货源
内容描述: [EDO DRAM Module, 8MX64, 60ns, CMOS]
分类和应用: 动态存储器内存集成电路
文件页数/大小: 32 页 / 903 K
品牌: IBM [ IBM ]
 浏览型号IBM11T8645HP-60T的Datasheet PDF文件第24页浏览型号IBM11T8645HP-60T的Datasheet PDF文件第25页浏览型号IBM11T8645HP-60T的Datasheet PDF文件第26页浏览型号IBM11T8645HP-60T的Datasheet PDF文件第27页浏览型号IBM11T8645HP-60T的Datasheet PDF文件第28页浏览型号IBM11T8645HP-60T的Datasheet PDF文件第30页浏览型号IBM11T8645HP-60T的Datasheet PDF文件第31页浏览型号IBM11T8645HP-60T的Datasheet PDF文件第32页  
Discontinued (9/98 - last order; 3/99 last ship)  
IBM11T8645HP  
8M x 64 144 PIN SO DIMM  
Presence Detect (EEPROM) Bus Timing  
tF  
tR  
tHIGH  
tLOW  
SCL  
tSU:STO  
tSU:STA  
tHD:DAT  
tSU:DAT  
tHD:STA  
SDA IN  
tBUF  
tDH  
tAA  
SDA OUT  
Presence Detect Operation  
Clock and Data Conventions: Data states on the  
SDA line can change only during SCL low. SDA  
state changes during SCL HIGH are reserved for  
indicating start and stop conditions (Figure 1 & Fig-  
ure 2).  
edge. If an acknowledge is detected and no stop  
condition is generated by the master, the slave will  
continue to transmit data. If an acknowledge is not  
detected, the slave will terminate further data trans-  
missions and await the stop condition to return to  
standby power mode.  
Start Condition: All commands are preceded by the  
start condition, which is a HIGH to LOW transition of  
SDA when SCL is high. The serial PD device contin-  
uously monitors the SDA and SCL lines for the start  
condition and will not respond to any command until  
this condition has been met.  
Figure 1. Data Window  
SCL  
SDA  
Stop Condition: All communications are terminated  
by a stop condition, which is a LOW to HIGH transi-  
tion of SDA when SCL is HIGH. The stop condition  
is also used to place the serial PD device into  
standby power mode.  
Data Stable  
Data  
Change  
Data Stable  
Figure 2. Definition of Start & Stop  
Acknowledge: Acknowledge is a software conven-  
tion used to indicate successful data transfers. The  
transmitting device, either master or slave, will  
release the bus after transmitting eight bits. During  
the ninth clock cycle the receiver will pull the SDA  
line LOW to acknowledge that it received the eight  
bits of data (Figure 3).  
SCL  
SDA  
Stop  
Bit  
Start  
Bit  
Figure 3. Acknowledge Response From Receiver  
The PD device will always respond with an acknowl-  
edge after recognition of a start condition and its  
slave address. If both the device and a write opera-  
tion have been selected, The PD device, will  
respond with an acknowledge after the receipt of  
each subsequent eight bit word. In the read mode  
the PD device will transmit eight bits of data, release  
the SDA line and monitor the line for an acknowl-  
SCL from  
Master  
8
9
Data Output  
from Trans  
Data Output  
from Receiver  
Acknowledge  
©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
75H3164  
GA14-4479-02  
Rev 11/97  
 复制成功!