欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM0612804GT3B-8N 参数 Datasheet PDF下载

IBM0612804GT3B-8N图片预览
型号: IBM0612804GT3B-8N
PDF下载: 下载PDF文件 查看货源
内容描述: [DDR DRAM, 16MX8, 0.8ns, CMOS, PDSO66, 0.400 INCH, PLASTIC, TSOP2-66]
分类和应用: 动态存储器双倍数据速率光电二极管内存集成电路
文件页数/大小: 79 页 / 1362 K
品牌: IBM [ IBM ]
 浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第71页浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第72页浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第73页浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第74页浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第75页浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第76页浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第77页浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第79页  
IBM0612404GT3B  
IBM0612804GT3B  
128Mb Double Data Rate Synchronous DRAM  
Advance Rev 0.2  
Revision Log  
Rev  
Contents of Modification  
6/1/99  
Initial release; Rev 0.0  
1st Revision; Rev 0.1.  
Deleted reference to x16 organization.  
Corrected typo in Features section. Avg period refresh interval is 15.6µs not 7.8ns.  
Added note to pinout that QFC\ is an optional feature and must be specified upon purchasing.  
Modified AC and DC operating conditions for V , I , I , V . Added Iolw and Iohw DC parameters.  
ix ol oh  
ref  
Added DDR device labeling guild to device ordering information.  
Added p/n’s for devices that support the QFC\ option.  
Clarified description of Extended mode register, DLL Enable/Disable, Output drive strength, and QFC\ Enable  
/Disable.  
Added note to Pinout diagrams that QFC\ is an optional feature and must be specified via p/n when ordering  
devices.  
Removed the word “optional” from the Drive Strength Field in the Extended Mode Register Definition Diagram.  
Changed Vil (DC) and V (DC) to V -0.15V and V +0.15V, respectively.  
ih  
ref  
ref  
Changed Vil (AC) and V (AC) to V -0.31V and V +0.31V, respectively.  
ih  
ref  
ref  
Added Idd values for PC200 and PC266 speed sorts.  
Removed t (min) and t (min) from AC timing parameters.  
DQSQ  
DQSQA  
04/06/00  
Changed AC Timing Load Circuit diagram and added QFC\ Timing Load Circuit diagram.  
Added t parameter to AC timings and modified t & t to reflect slow and fast input slew rates.  
IPW  
IS  
IH  
Changed Input capacitance for all inputs and outputs (except CK and CK\).  
Added delta input capacitance specification for all inputs and outputs (except QFC\)  
AC Operating Characteristics: changed definition of Vix from input “closing” point to input “crossing” point.  
Added new AC timing parameter (t ).  
HP  
Replaced AC timing parameter t with t  
DV  
QH  
Modified Dataout Read Timing Diagram to remove reference to t and replace with t and t .  
QH  
DV  
Changed RAS, CAS, and WE to RAS, CAS, and WE where applicable.  
Added further clarification to “Initialization” description.  
HP  
Added tRAS lockout description under auto precharge description with supporting timing diagram.  
Added t  
Added t  
as a new parameter to AC timing parameters.  
lock out support to Features section.  
RAP  
RAS  
Removed statement from Auto Refresh section that states “a maximum of 8 auto refresh commands can be  
posted in the system”.  
Corrected Data Input / Output Timing Diagram (tDSL-> tDQSL and tDSH-> tDQSH)  
2nd Revision.  
Changed part number speed sort designator from 10H->8N, 8E->75N, 75E->7N.  
Changed NU to DNU for correct JEDEC nomenclature.  
5/12/00  
©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
06K0566.F39350  
5/00  
Page 78 of 79  
 复制成功!