IBM0418A81QLAB IBM0436A81QLAB
IBM0418A41QLAB IBM0436A41QLAB
8Mb (256Kx36 & 512x18) and 4Mb (128Kx36 & 256Kx18) SRAM
Boundary Scan Order (256K x 18), (512K x 18) (PH = Place Holder)
Exit Order
Signal
M2
Bump #
5R
6T
Exit Order
27
Signal
Bump #
2B
1
1
2
PH
SA
28
SA
SA
3A
3
SA
4P
6R
5T
29
3C
2C
2A
4
SA
30
SA
5
SA
31
SA
6
ZZ
7T
32
DQ14
DQ15
DQ16
DQ17
SBWb
ZQ
1D
2E
7
DQ5
DQ6
DQ7
DQ8
SBWa
K
7P
6N
6L
33
8
34
2G
1H
3G
4D
4E
9
35
10
11
12
13
14
15
16
17
18
19
20
21
22
23
7K
5L
36
37
4L
38
SS
1
K
4K
4F
39
4G
4H
4M
2K
PH
2
G
40
PH
DQ4
DQ3
DQ2
DQ1
DQ0
SA
6H
7G
6F
41
SW
DQ13
DQ12
DQ10
DQ11
DQ9
SA
42
43
1L
7E
6D
6A
6C
5C
5A
44
2M
1N
2P
45
46
SA
47
3T
SA
48
SA
2R
4N
SA
49
SA
1
PH (4Mb),
SA(8Mb)
24
6B
50
51
SA
M1
2T
3R
25
26
SA
5B
3B
SA
1. Input of PH register connected to V
2. Input of PH register connected to V
.
SS
DD
crrh3316.08
12/00
©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 21 of 26
IBM [ IBM ]
