欢迎访问ic37.com |
会员登录 免费注册
发布采购

HY57V161610DTC-7 参数 Datasheet PDF下载

HY57V161610DTC-7图片预览
型号: HY57V161610DTC-7
PDF下载: 下载PDF文件 查看货源
内容描述: 2 ,银行X 512K ×16位同步DRAM [2 Banks x 512K x 16 Bit Synchronous DRAM]
分类和应用: 存储内存集成电路光电二极管动态存储器时钟
文件页数/大小: 13 页 / 183 K
品牌: HYNIX [ HYNIX SEMICONDUCTOR ]
 浏览型号HY57V161610DTC-7的Datasheet PDF文件第4页浏览型号HY57V161610DTC-7的Datasheet PDF文件第5页浏览型号HY57V161610DTC-7的Datasheet PDF文件第6页浏览型号HY57V161610DTC-7的Datasheet PDF文件第7页浏览型号HY57V161610DTC-7的Datasheet PDF文件第9页浏览型号HY57V161610DTC-7的Datasheet PDF文件第10页浏览型号HY57V161610DTC-7的Datasheet PDF文件第11页浏览型号HY57V161610DTC-7的Datasheet PDF文件第12页  
HY57V161610D
AC CHARACTERISTICS
Parameter
(TA=0°C to 70°C, V
DD
=3.0V to 3.6V, V
SS
=0V
Note1,2
)
-8
Symbol
Min
Max
-
-
-
-
-
6
6
-
-
-
-
-
-
-
-
-
-
-
8
Min
10
12
-
3
3
-
-
-
2.5
2.5
1
2.5
1
2.5
1
2.5
1
2
3
Max
-
-
-
-
-
7
7
-
-
-
-
-
-
-
-
-
-
-
10
Min
15
15
15
3
3
-
-
-
2.5
2.5
1
2.5
1
2.5
1
2.5
1
2
3
Max
-
-
-
-
-
7
7
14
-
-
-
-
-
-
-
-
-
-
15
-10
-15
- continued -
Unit
Note
CL=3
System clock cycle
time
CL=2
CL=1
Clock high pulse width
Clock low pulse width
CL=3
Access time from
clock
CL=2
CL=1
Data-out hold time
Data-Input setup time
Data-Input hold time
Address setup time
Address hold time
CKE setup time
CKE hold time
Command setup time
Command hold time
CLK to data output in low Z-time
CLK to data output in high Z-time
tCK3
tCK2
tCK1
tCHW
tCLW
tAC3
tAC2
tAC1
tOH
tDS
tDH
tAS
tAH
tCKS
tCKH
tCS
tCH
tOLZ
tOHZ
8
12
-
3
3
-
-
-
2.5
2
1
2
1
2
1
2
1
2
2
ns
3
ns
ns
4
4
ns
3
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
4
4
4
4
4
4
4
4
Note :
1.V
DD
(min) is 3.15V when HY57V161610DTC-7 operates at CAS latency=2 and tCK2=8.9ns.
2.V
DD
(min) of HY57V161610DTC-5/55 is 3.15V
3.tCK2 is 8.9ns only when tAC2 is 7.9ns in HY57V161610DTC-6 and HY57V161610DTC-7.
4.Assume tR / tF (input rise and fall time ) is 1ns.
Rev. 4.0/Aug. 02
8