欢迎访问ic37.com |
会员登录 免费注册
发布采购

H55S1G32MFP-75 参数 Datasheet PDF下载

H55S1G32MFP-75图片预览
型号: H55S1G32MFP-75
PDF下载: 下载PDF文件 查看货源
内容描述: 1GB ( 32Mx32bit )移动SDRAM [1Gb (32Mx32bit) Mobile SDRAM]
分类和应用: 动态存储器
文件页数/大小: 53 页 / 908 K
品牌: HYNIX [ HYNIX SEMICONDUCTOR ]
 浏览型号H55S1G32MFP-75的Datasheet PDF文件第44页浏览型号H55S1G32MFP-75的Datasheet PDF文件第45页浏览型号H55S1G32MFP-75的Datasheet PDF文件第46页浏览型号H55S1G32MFP-75的Datasheet PDF文件第47页浏览型号H55S1G32MFP-75的Datasheet PDF文件第49页浏览型号H55S1G32MFP-75的Datasheet PDF文件第50页浏览型号H55S1G32MFP-75的Datasheet PDF文件第51页浏览型号H55S1G32MFP-75的Datasheet PDF文件第52页  
11  
1Gbit (32Mx32bit) Mobile SDR Memory  
H55S1G(2/3)2MFP Series  
Precharge  
The Precharge command is used to close the open row in a particular bank or the open row in all banks. When the  
precharge command is issued with address A10, high, then all banks will be precharged, and If A10 is low, the open  
row in a particular bank will be precharged. The bank(s) will be available when the minimum tRP time is met after the  
precharge command is issued.  
Auto Precharge  
The Auto Precharge command is issued to close the open row in a particular bank after READ or WRITE operation. If  
A10 is high when a READ or WRITE command is issued, the READ or WRITE with Auto Precharge is initiated.  
Burst Termination  
The Burst Termination is used to terminate the burst operation. This function can be accomplished by asserting a Burst  
Stop command or a Precharge command during a burst READ or WRITE operation. The Precharge command interrupts  
a burst cycle and close the active bank, and the Burst Stop command terminates the existing burst operation leave the  
bank open.  
Data Mask  
The Data Mask comamnd is used to mask READ or WRITE data. During a READ operation, When this command is  
issued, data outputs are disabled and become high impedance after two clock delay. During a WRITE operation, When  
this command is issued, data inputs can't be written with no clock delay.  
If data mask is initiated by asserting low on DQM during the read cycle, the data outputs are enabled.  
If DQM is asserted to High. the data outputs are masked (disabled) and become Hi-Z state after 2 cycle later. During  
the write cycle, DQM mask data input with zero latency  
CK  
WRIT  
CMD  
DM  
Data Masking  
0 Latency  
Data Masking  
0 Latency  
Hi-Z  
MK  
DIN0  
DIN2  
DQ  
MK  
Write Data Masking  
CK  
READ  
CMD  
DM  
DQ  
Data Masking  
2 Latency  
Hi-Z  
MK  
D
DOT2  
DOUT0  
DOUT1  
Read Data Masking  
Rev 1.2 / Jun. 2008  
48  
 复制成功!