欢迎访问ic37.com |
会员登录 免费注册
发布采购

GMS87C5108Q 参数 Datasheet PDF下载

GMS87C5108Q图片预览
型号: GMS87C5108Q
PDF下载: 下载PDF文件 查看货源
内容描述: [Microcontroller, 8-Bit, OTPROM, 4.19MHz, CMOS, PQFP80, QFP-80]
分类和应用: 微控制器和处理器可编程只读存储器
文件页数/大小: 102 页 / 1525 K
品牌: HYNIX [ HYNIX SEMICONDUCTOR ]
 浏览型号GMS87C5108Q的Datasheet PDF文件第18页浏览型号GMS87C5108Q的Datasheet PDF文件第19页浏览型号GMS87C5108Q的Datasheet PDF文件第20页浏览型号GMS87C5108Q的Datasheet PDF文件第21页浏览型号GMS87C5108Q的Datasheet PDF文件第23页浏览型号GMS87C5108Q的Datasheet PDF文件第24页浏览型号GMS87C5108Q的Datasheet PDF文件第25页浏览型号GMS87C5108Q的Datasheet PDF文件第26页  
GMS81C5108  
[Zero flag Z]  
or data transfer is “0” and is cleared by any other result.  
This flag is set when the result of an arithmetic operation  
MSB  
LSB  
N
V
G
B
H
I
Z
C
RESET VALUE : 00  
PSW  
NEGATIVE FLAG  
H
CARRY FLAG RECEIVES  
CARRY OUT  
OVERFLOW FLAG  
ZERO FLAG  
SELECT DIRECT PAGE  
when g=1, page is addressed by RPR  
INTERRUPT ENABLE FLAG  
HALF CARRY FLAG RECEIVES  
CARRY OUT FROM BIT 1 OF  
BRK FLAG  
ADDITION OPERLANDS  
Figure 8-3 PSW (Program Status Word) Register  
This flag assigns RAM page for direct addressing mode. In  
[Interrupt disable flag I]  
the direct addressing mode, addressing area is from zero  
page 00H to 0FFH when this flag is "0". If it is set to "1",  
addressing area is assigned by RPR register (address  
0F3H). It is set by SETG instruction and cleared by CLRG.  
This flag enables/disables all interrupts except interrupt  
caused by Reset or software BRK instruction. All inter-  
rupts are disabled when cleared to “0”. This flag immedi-  
ately becomes “0” when an interrupt is served. It is set by  
the EI instruction and cleared by the DI instruction.  
[Overflow flag V]  
[Half carry flag H]  
This flag is set to “1” when an overflow occurs as the result  
of an arithmetic operation involving signs. An overflow  
occurs when the result of an addition or subtraction ex-  
ceeds +127 (7FH) or 128 (80H). The CLRV instruction  
clears the overflow flag. There is no set instruction. When  
the BIT instruction is executed, bit 6 of memory is copied  
to this flag.  
After operation, this is set when there is a carry from bit 3  
of ALU or there is no borrow from bit 4 of ALU. This bit  
can not be set or cleared except CLRV instruction with  
Overflow flag (V).  
[Break flag B]  
This flag is set by software BRK instruction to distinguish  
BRK from TCALL instruction with the same vector ad-  
dress.  
[Negative flag N]  
This flag is set to match the sign bit (bit 7) status of the re-  
sult of a data or arithmetic operation. When the BIT in-  
struction is executed, bit 7 of memory is copied to this flag.  
[Direct page flag G]  
JUNE 2001 Ver 1.0  
19  
 复制成功!