欢迎访问ic37.com |
会员登录 免费注册
发布采购

GMS82524TK 参数 Datasheet PDF下载

GMS82524TK图片预览
型号: GMS82524TK
PDF下载: 下载PDF文件 查看货源
内容描述: 8位单芯片微控制器 [8-BIT SINGLE-CHIP MICROCONTROLLERS]
分类和应用: 微控制器
文件页数/大小: 93 页 / 1003 K
品牌: HYNIX [ HYNIX SEMICONDUCTOR ]
 浏览型号GMS82524TK的Datasheet PDF文件第42页浏览型号GMS82524TK的Datasheet PDF文件第43页浏览型号GMS82524TK的Datasheet PDF文件第44页浏览型号GMS82524TK的Datasheet PDF文件第45页浏览型号GMS82524TK的Datasheet PDF文件第47页浏览型号GMS82524TK的Datasheet PDF文件第48页浏览型号GMS82524TK的Datasheet PDF文件第49页浏览型号GMS82524TK的Datasheet PDF文件第50页  
HYUNDAI MicroElectronics  
GMS82512/16/24  
12. ANALOG DIGITAL CONVERTER  
How to Use A/D Converter  
The analog-to-digital converter (A/D) allows conversion  
of an analog input signal to a corresponding 8-bit digital  
value. The A/D module has eight analog inputs, which are  
multiplexed into one sample and hold. The output of the  
sample and hold is the input into the converter, which gen-  
erates the result via successive approximation. The analog  
supply voltage is connected to AVDD of ladder resistance  
of A/D module.  
The processing of conversion is start when the start bit  
ADST is set to “1”. After one cycle, it is cleared by hard-  
ware. The register ADR contains the results of the A/D  
conversion. When the conversion is completed, the result  
is loaded into the ADR, the A/D conversion status bit  
ADSF is set to “1”, and the A/D interrupt flag AIF is set.  
The block diagram of the A/D module is shown in Figure  
12-1. The A/D status bit ADSF is set automatically when  
A/D conversion is completed, cleared when A/D conver-  
sion is in process. The conversion time takes maximum 20  
uS (at fXIN=8 MHz).  
The A/D module has two registers which are the control  
register ADCM and A/D result register ADR. The register  
ADCM, shown in Figure 12-2, controls the operation of  
the A/D converter module. The port pins can be configured  
as analog inputs or digital I/O. To use analog inputs, I/O is  
selected input mode by R3DD or R6DD direction register.  
“0”  
AV  
DD  
“1”  
ADEN  
ADS[2:0]  
000  
R30/AN0  
R31/AN1  
R32/AN2  
R33/AN3  
R64/AN4  
R65/AN5  
R66/AN6  
R67/AN7  
001  
010  
011  
100  
101  
110  
111  
SUCCESSIVE  
APPROXIMATION  
CIRCUIT  
A/D  
INTERRUPT  
ADIF  
S/H  
Sample & Hold  
ADDRESS: E9  
RESET VALUE: Undefined  
H
ADR  
A/D result register  
Figure 12-1 A/D Block Diagram  
FEB. 2000 Ver 1.00  
43  
 
 复制成功!