欢迎访问ic37.com |
会员登录 免费注册
发布采购

GMS81C2020K 参数 Datasheet PDF下载

GMS81C2020K图片预览
型号: GMS81C2020K
PDF下载: 下载PDF文件 查看货源
内容描述: 现代微电子8位单芯片微控制器 [HYUNDAI MICRO ELECTRONICS 8-BIT SINGLE-CHIP MICROCONTROLLERS]
分类和应用: 微控制器和处理器外围集成电路光电二极管电子时钟
文件页数/大小: 107 页 / 1524 K
品牌: HYNIX [ HYNIX SEMICONDUCTOR ]
 浏览型号GMS81C2020K的Datasheet PDF文件第27页浏览型号GMS81C2020K的Datasheet PDF文件第28页浏览型号GMS81C2020K的Datasheet PDF文件第29页浏览型号GMS81C2020K的Datasheet PDF文件第30页浏览型号GMS81C2020K的Datasheet PDF文件第32页浏览型号GMS81C2020K的Datasheet PDF文件第33页浏览型号GMS81C2020K的Datasheet PDF文件第34页浏览型号GMS81C2020K的Datasheet PDF文件第35页  
HYUNDAI MicroElectronics  
8.3 Data Memory  
GMS81C2012/GMS81C2020  
Figure 8-8 shows the internal Data Memory space availa-  
ble. Data Memory is divided into two groups, a user RAM  
(including Stack) and control registers.  
digital converters and I/O ports. The control registers are in  
address range of 0C0H to 0FFH.  
Note that unoccupied addresses may not be implemented  
on the chip. Read accesses to these addresses will in gen-  
eral return random data, and write accesses will have an in-  
determinate effect.  
0000H  
More detailed informations of each register are explained  
in each peripheral section.  
User Memory  
PAGE0  
When “G-flag=0”,  
this page is selected  
Note: Write only registers can not be accessed by bit ma-  
nipulation instruction. Do not use read-modify-write instruc-  
tion. Use byte manipulation instruction, for example “LDM”.  
00BFH  
00C0H  
Control  
Registers  
00FFH  
0100H  
Example; To write at CKCTLR  
LDM  
CLCTLR,#09H;Divide ratio(÷16)  
User Memory  
or Stack Area  
PAGE1 When “G-flag=1”  
Stack Area  
The stack provides the area where the return address is  
saved before a jump is performed during the processing  
routine at the execution of a subroutine call instruction or  
the acceptance of an interrupt.  
01FFH  
Figure 8-8 Data Memory Map  
When returning from the processing routine, executing the  
subroutine return instruction [RET] restores the contents of  
the program counter from the stack; executing the interrupt  
return instruction [RETI] restores the contents of the pro-  
gram counter and flags.  
User Memory  
The GMS81C20xx have 448 × 8 bits for the user memory  
(RAM).  
The save/restore locations in the stack are determined by  
the stack pointed (SP). The SP is automatically decreased  
after the saving, and increased before the restoring. This  
means the value of the SP indicates the stack location  
number for the next save. Refer to Figure 8-4 on page 27.  
Control Registers  
The control registers are used by the CPU and Peripheral  
function blocks for controlling the desired operation of the  
device. Therefore these registers contain control and status  
bits for the interrupt system, the timer/ counters, analog to  
MAR. 2000 Ver 1.00  
31  
 
 复制成功!