Chapter 9. EPROM
Program / Verify Timing Diagrams In kHz Version.
1) EPROM Write & Verify Mode (1Byte)
#. Note :
1. Internal system is reset at VPP = 12.5V and K2=`Low`
2. The reset release (K2=`High`) must be set within OSC1 = `Low` state.
(From this time, OSC1 clock is counted.)
3. The Data will be inputted from the 19th rising edge of OSC1.
4. If not written during 10 times repeats (120us), repeat the 5 times until all is written.
5. For device verify. If you set Lock bit, output data is always `0F`h.
9-4