欢迎访问ic37.com |
会员登录 免费注册
发布采购

RFM22B-868-S1 参数 Datasheet PDF下载

RFM22B-868-S1图片预览
型号: RFM22B-868-S1
PDF下载: 下载PDF文件 查看货源
内容描述: ISM收发器模块 [ISM TRANSCEIVER MODULE]
分类和应用: ISM频段
文件页数/大小: 70 页 / 2627 K
品牌: HOPERF [ HOPERF ]
 浏览型号RFM22B-868-S1的Datasheet PDF文件第33页浏览型号RFM22B-868-S1的Datasheet PDF文件第34页浏览型号RFM22B-868-S1的Datasheet PDF文件第35页浏览型号RFM22B-868-S1的Datasheet PDF文件第36页浏览型号RFM22B-868-S1的Datasheet PDF文件第38页浏览型号RFM22B-868-S1的Datasheet PDF文件第39页浏览型号RFM22B-868-S1的Datasheet PDF文件第40页浏览型号RFM22B-868-S1的Datasheet PDF文件第41页  
RFM22B/23B  
6. Data Handling and Packet Handler  
The internal modem is designed to operate with a packet including a 10101... preamble structure. To configure the  
modem to operate with packet formats without a preamble or other legacy packet structures contact customer  
support.  
6.1. RX and TX FIFOs  
Two 64 byte FIFOs are integrated into the chip, one for RX and one for TX, as shown in Figure 17. "Register 7Fh.  
FIFO Access" is used to access both FIFOs. A burst write, as described in "3.1. Serial Peripheral Interface (SPI)"  
to address 7Fh will write da ta to the TX FIFO. A burst read from address 7Fh will read data from the RX FIFO.  
TX FIFO  
RX FIFO  
RX FIFO Almost Full  
Threshold  
TX FIFO Almost Full  
Threshold  
TX FIFO Almost Empty  
Threshold  
Figure 17. FIFO Thresholds  
The TX FIFO has two programmable thresholds. An interrupt event occurs when the data in the TX FIFO reaches  
these thresholds. The first threshold is the FIFO almost full threshold, txafthr[5:0]. The value in this register  
corresponds to the desired threshold value in number of bytes. When the data being filled into the TX FIFO crosses  
this threshold limit, an interrupt to the microcontroller is generated so the chip can enter TX mode to transmit the  
contents of the TX FIFO. The second threshold for TX is the FIFO almost empty threshold, txaethr[5:0]. When the  
data being shifted out of the TX FIFO drops below the almost empty threshold an interrupt will be generated. The  
microcontroller will need to switch out of TX mode or fill more data into the TX FIFO. The transceiver can be  
configured so that when the TX FIFO is empty it will automatically exit the TX state and return to one of the low  
power states. When TX is initiated, it will transmit the number of bytes programmed into the packet length field  
(Reg 3Eh). When the packet ends, the chip will return to the state specified in register 07h. For example, if 08h is  
written to address 07h then the chip will return to the STANDBY state. If 09h is written then the chip will return to  
the READY state.  
Tel: +86-755-82973805 Fax: +86-755-82973550 E-mail: sales@hoperf.com http://www.hoperf.com  
37  
 复制成功!