RF70
4
State Control
4.1
V1.0
State Control Diagram
Pin signal: VDD, CE
SPI register: PWR_UP, PRIM_RX,
EN_AA, NO_ACK, ARC, ARD
System information: Time out, ACK
received, ARD elapsed, ARC_CNT, TX
FIFO empty, ACK packet transmitted,
Packet received
VDD>=1.9 V
RF70 has built-in state machines that
control the state transition between different
modes.
When auto acknowledge feature is disabled,
state transition will be fully controlled by
MCU.
Power Down
PWR_UP=1
PWR_UP=0
Standby-I
Time out or ACK received
CE=1
ARD elapsed and ARC_CNT<ARC
CE=0
CE=0
TX FIFO empty
RX
Standby-II
TX FIFO
Data Ready
TX
EN_AA=1
NO_ACK=0
Figure 3 PTX (PRIM_RX=0) state control diagram
Tel: +86‐755‐86096587 Fax: +86‐755‐86096602 E‐mail: sales@hoperf.com http://www.hoperf.com