欢迎访问ic37.com |
会员登录 免费注册
发布采购

HI-15530CLI 参数 Datasheet PDF下载

HI-15530CLI图片预览
型号: HI-15530CLI
PDF下载: 下载PDF文件 查看货源
内容描述: 曼彻斯特编码器/解码器 [Manchester Encoder / Decoder]
分类和应用: 解码器网络接口电信集成电路电信电路编码器
文件页数/大小: 11 页 / 314 K
品牌: HOLTIC [ HOLT INTEGRATED CIRCUITS ]
 浏览型号HI-15530CLI的Datasheet PDF文件第1页浏览型号HI-15530CLI的Datasheet PDF文件第3页浏览型号HI-15530CLI的Datasheet PDF文件第4页浏览型号HI-15530CLI的Datasheet PDF文件第5页浏览型号HI-15530CLI的Datasheet PDF文件第6页浏览型号HI-15530CLI的Datasheet PDF文件第7页浏览型号HI-15530CLI的Datasheet PDF文件第8页浏览型号HI-15530CLI的Datasheet PDF文件第9页  
HI-15530  
PIN DESCRIPTIONS  
SIGNAL  
FUNCTION  
DESCRIPTION  
VALID WORD  
ENCODER SHIFT CLOCK  
TAKE DATA  
OUTPUT  
OUTPUT  
OUTPUT  
A high output signals the receipt of a valid word  
Shifts data into the encoder on a low to high transition  
Output is high during receipt of data after identification of a Sync  
Pulse and two valid Manchester data bits.  
SERIAL DATA OUT  
DECODER CLOCK  
OUTPUT  
INPUT  
Received Data output in NRZ format  
12x the data rate. Clock for the transition finder and synchronizer,  
which generates the internal clock for the remainder of the decoder  
A high input indicates the 1553 bus is in its negative state.  
This pin must be held high when the Unipolar input is used  
A high input indicates the 1553 bus is in the positive state.  
This pin must be held low when the Unipolar input is used  
Input for unipolar data to the transition finder. Must be held low when  
not in use  
BIPOLAR ZERO IN  
INPUT  
INPUT  
BIPOLAR ONE IN  
UNIPOLAR DATA IN  
DECODER SHIFT CLOCK  
COMMAND / DATA SYNC  
INPUT  
OUTPUT  
OUTPUT  
Provides the DECODER CLOCK divided by 12, synchronized by the  
recovered serial data  
A high on this pin occurs during the output of decoded data which  
was preceded by a Command (or Status) synchronizing character. A  
low output indicates a Data synchronizing character  
A high applied to this pin during a DECODER SHIFT CLOCK rising  
edge resets the bit counter  
DECODER RESET  
INPUT  
GND  
MASTER RESET  
POWER  
INPUT  
0V supply  
A high on this pin clears 2:1 counters in both Encoder and Decoder,  
and resets the divide-by-6 circuit  
¸ 6 OUT  
BIPOLAR ZERO OUT  
OUTPUT  
OUTPUT  
Provides ENCODER CLOCK divided by 6  
An active low output intended to drive the zero or negative sense of a  
MIL-STD-1553 Line Driver  
OUTPUT INHIBIT  
INPUT  
A low inhibits the BIPOLAR ZERO OUT and BIPOLAR ONE OUT by  
forcing them to inactive high states  
BIPOLAR ONE OUT  
OUTPUT  
An active low output intended to drive the one or positive sense on a  
MIL-STD-1553 Line Driver  
SERIAL DATA IN  
ENCODER ENABLE  
INPUT  
INPUT  
Receiver serial data at the rate of the ENCODER SHIFT CLOCK  
A high on this pin initiates the encode cycle. (Subject to the  
preceeding cycle being complete)  
SYNC SELECT  
SEND DATA  
INPUT  
Actuates a Command Sync for an input high and a Data Sync for a  
low  
An active high output which enables the external source of serial  
Data  
OUTPUT  
SEND CLOCK IN  
ENCODER CLOCK  
VDD  
INPUT  
INPUT  
POWER  
Clock input at 2 times the Data rate, usualy driven by ¸ 6 OUT  
Input to the divide by 6 circuit. Normal frequency is Data rate x12  
5V +/- 10%  
HOLT INTEGRATED CIRCUITS  
2