HT761X
Block Diagram
O
P
2
O
O
P
2
N
M
C
O
D
S
E
M
o
d
e
&
C
D
C
o
m
p
a
r
a
L
t
o
a
r
t
c
h
C
i
r
c
u
i
t
C
i
r
c
u
i
t
D
S
O
P
2
P
V
V
S
D
S
O
P
1
O
V
o
l
t
a
g
e
D
i
v
i
d
e
r
D
O
P
1
P
C
o
n
t
r
o
l
V
D
D
O
P
1
N
C
i
r
c
u
i
t
R
(
E
L
A
Y
i t
O
u
t
p
u
t
C
i
r
c
u
V
E
E
R
e
g
u
l
a
t
o
r
T
R
I
A
C
D
e
l
a
y
D
e
l
a
y
C
i
r
c
u
i
t
O
S
C
D
O
s
c
i
l
l
a
t
o
r
R
S
T
S
y
s
t
e
m
C
o
u
n
t
e
r
Z
e
r
o
C
r
o
s
s
O
S
C
S
Z
C
O
s
c
i
l
l
a
t
o
C
r
i
r
c
u
i
t
D
e
b
o
u
n
c
e
Pin Description
Internal
Connection
Pin Name
I/O
Description
Negative power supply, ground
VSS
¾
¾
RELAY
O
CMOS
RELAY drive output through an external NPN transistor, active high.
TRIAC drive output
TRIAC
OSCD
O
CMOS
The output is a pulse output when active.
PMOS IN
Output timing oscillator I/O
I/O
NMOS OUT
It is connected to an external RC to adjust output duration.
System oscillator I/O
PMOS IN
OSCS
ZC
I/O
OSCS is connected to an external RC to set the system frequency. The
system frequency is at 16kHz for normal application.
NMOS OUT
I
I
CMOS
CMOS
Input for AC zero crossing detection
CDS is connected to a CDS voltage divider for daytime/night
auto-detection. Low input to this pin can disable the PIR input. CDS a
Schmitt Trigger input with 5-second input debounce time.
CDS
Operating mode selection input:
VDD: Output is always ON
VSS: Output is always OFF
Open: Auto detection
MODE
I
CMOS
VDD
VEE
Positive power supply
¾
¾
Regulated voltage output
O
NMOS
The output voltage is -4V with respect to VDD.
RST
I
I
Pull-High
PMOS
PMOS
NMOS
PMOS
PMOS
NMOS
Chip reset input, active low
Noninverting input of OP1
Inverting input of OP1
Output of OP1
OP1P
OP1N
OP1O
OP2P
OP2N
OP2O
I
O
I
Noninverting input of OP2
Inverting input of OP2
Output of OP2
I
O
Rev. 1.30
2
October 12, 2009
HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
