HT48R063B/064B/065B/066B
H
T
4
8
R
0
6
3
B
Indirect Addressing Registers - IAR0, IAR1
H
T
4
8
R
0
6
4
B
H
T
4
8
R
0
6
5
B
H
T
4
8
R
0
6
6
B
The Indirect Addressing Registers, IAR0 and IAR1, al-
though having their locations in normal RAM register
space, do not actually physically exist as normal regis-
ters. The method of indirect addressing for RAM data
manipulation uses these Indirect Addressing Registers
and Memory Pointers, in contrast to direct memory ad-
dressing, where the actual memory address is speci-
fied. Actions on the IAR0 and IAR1 registers will result in
no actual read or write operation to these registers but
rather to the memory location specified by their corre-
sponding Memory Pointer, MP0 or MP1. Acting as a
pair, IAR0 with MP0 and IAR1 with MP1 can together ac-
cess data from the Data Memory. As the Indirect Ad-
dressing Registers are not physically implemented,
reading the Indirect Addressing Registers indirectly will
return a result of ²00H² and writing to the registers indi-
rectly will result in no operation.
0
0
0
1
H
H
I
A
R
0
I
A
R
0
I
A
R
0
S
P
R
p
u
e
r
c
i
a
l
M
P
0
M
P
0
M
P
0
p
o
s
e
e
g
i
s
t
e
r
s
3
7
F
F
H
H
4
0
6
4
b
y
t
e
s
H
9
6
b
y
t
e
s
1
2
8
b
y
t
e
s
G
P
R
e
n
e
r
a
l
u
r
p
o
s
e
e
g
i
s
t
e
r
s
9
F
H
B
F
H
Data Memory Structure
Note: Most of the Data Memory bits can be directly
manipulated using the ²SET [m].i² and ²CLR
[m].i² with the exception of a few dedicated bits.
The Data Memory can also be accessed
through the memory pointer registers.
Memory Pointers - MP0, MP1
Special Purpose Data Memory
Two Memory Pointers, known as MP0 and MP1 are pro-
vided. These Memory Pointers are physically imple-
mented in the Data Memory and can be manipulated in
the same way as normal registers providing a conve-
nient way with which to indirectly address and track
data. MP0 can only be used to indirectly address data in
Bank 0 while MP1 can be used to address data in Bank
0 and Bank1. When any operation to the relevant Indi-
rect Addressing Registers is carried out, the actual ad-
dress that the microcontroller is directed to, is the
address specified by the related Memory Pointer. Note
that for the HT48R063B and HT48R064B devices, bit 7
of the Memory Pointers is not required to address the full
memory space. When bit 7 of the Memory Pointers for
these devices is read, a value of ²1² will be returned.
Note that indirect addressing using MP1 and IAR1 must
be used to access any data in Bank 1. The following ex-
ample shows how to clear a section of four Data Memory
locations already defined as locations adres1 to adres4.
This area of Data Memory is where registers, necessary
for the correct operation of the microcontroller, are
stored. Most of the registers are both readable and
writeable but some are protected and are readable only,
the details of which are located under the relevant Spe-
cial Function Register section. Note that for locations
that are unused, any read instruction to these addresses
will return the value ²00H².
Special Function Registers
To ensure successful operation of the microcontroller,
certain internal registers are implemented in the Data
Memory area. These registers ensure correct operation
of internal functions such as timers, interrupts, etc., as
well as external functions such as I/O data control. The
location of these registers within the Data Memory be-
gins at the address ²00H² and are mapped into both
Bank 0 and Bank 1. Any unused Data Memory locations
between these special function registers and the point
where the General Purpose Memory begins is reserved
and attempting to read data from these locations will re-
turn a value of ²00H².
Rev. 1.00
20
April 7, 2011
HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
