欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT46R065D 参数 Datasheet PDF下载

HT46R065D图片预览
型号: HT46R065D
PDF下载: 下载PDF文件 查看货源
内容描述: 增强A / D型MCU,具有高电流LED驱动器 [Enhanced A/D Type MCU with High Current LED Driver]
分类和应用: 驱动器
文件页数/大小: 114 页 / 744 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT46R065D的Datasheet PDF文件第77页浏览型号HT46R065D的Datasheet PDF文件第78页浏览型号HT46R065D的Datasheet PDF文件第79页浏览型号HT46R065D的Datasheet PDF文件第80页浏览型号HT46R065D的Datasheet PDF文件第82页浏览型号HT46R065D的Datasheet PDF文件第83页浏览型号HT46R065D的Datasheet PDF文件第84页浏览型号HT46R065D的Datasheet PDF文件第85页  
HT46R064D/065D/066D  
Enhanced A/D Type 8-Bit OTP MCU with LED Driver  
Mnemonic  
Description  
Cycles Flag Affected  
Bit Operation  
CLR [m].i  
SET [m].i  
Clear bit of Data Memory  
Set bit of Data Memory  
1Note  
1Note  
None  
None  
Branch  
JMP addr  
SZ [m]  
Jump unconditionally  
2
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
Skip if Data Memory is zero  
1Note  
1note  
1Note  
1Note  
1Note  
1Note  
1Note  
1Note  
2
SZA [m]  
SZ [m].i  
SNZ [m].i  
SIZ [m]  
Skip if Data Memory is zero with data movement to ACC  
Skip if bit i of Data Memory is zero  
Skip if bit i of Data Memory is not zero  
Skip if increment Data Memory is zero  
Skip if decrement Data Memory is zero  
Skip if increment Data Memory is zero with result in ACC  
Skip if decrement Data Memory is zero with result in ACC  
Subroutine call  
SDZ [m]  
SIZA [m]  
SDZA [m]  
CALL addr  
RET  
Return from subroutine  
2
RET A,x  
RETI  
Return from subroutine and load immediate data to ACC  
Return from interrupt  
2
2
Table Read  
TABRDC [m]  
TABRDL [m]  
Read table (current page) to TBLH and Data Memory  
Read table (last page) to TBLH and Data Memory  
2Note  
2Note  
None  
None  
Miscellaneous  
NOP  
No operation  
1
1Note  
1Note  
1
None  
None  
CLR [m]  
Clear Data Memory  
SET [m]  
Set Data Memory  
None  
CLR WDT  
CLR WDT1  
CLR WDT2  
SWAP [m]  
SWAPA [m]  
HALT  
Clear Watchdog Timer  
TO, PDF  
TO, PDF  
TO, PDF  
None  
Pre-clear Watchdog Timer  
Pre-clear Watchdog Timer  
Swap nibbles of Data Memory  
Swap nibbles of Data Memory with result in ACC  
Enter power down mode  
1
1
1Note  
1
None  
1
TO, PDF  
Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required,  
if no skip takes place only one cycle is required.  
2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.  
3. For the ²CLR WDT1² and ²CLR WDT2² instructions the TO and PDF flags may be affected by the  
execution status. The TO and PDF flags are cleared after both ²CLR WDT1² and ²CLR WDT2² instructions  
are consecutively executed. Otherwise the TO and PDF flags remain unchanged.  
Rev. 1.00  
76  
January 12, 2011  
 复制成功!